

# **Evaluation Board for the ADP5050/ADP5052 5-Channel Power Management Unit (PMU)**

# FEATURES

Wide input voltage range: 4.5 V to 15 V Full featured evaluation board for the ADP5050/ADP5052 CH1: programmable 1.2 A/2.5 A/4 A buck regulator CH2: programmable 1.2 A/2.5 A/4 A buck regulator CH3: 1.2 A sync buck regulator CH4: 1.2 A sync buck regulator CH5: 200 mA low dropout LDO Always alive 5 V supply Standalone operation capability USB dongle and GUI software support ADP5050 only) Cascading options for four buck regulators and LDO Dedicated enable option for each channel Mode option to select PSM or FPWM operation Programmable switching frequency from 250 kHz to 1.4 MHz Frequency synchronization input or output Simple device measurements and demonstrable with Voltage supply Voltmeter Ammeter Load resistors or electrical load

# HARDWARE REQUIREMENT

USB-to-I<sup>2</sup>C dongle USB-SDP-CABLEZ (The USB-SDP-CABLEZ is not included in the evaluation kit and must be ordered separately. Only one dongle is required in a multiboard cascade setup.)

# SOFTWARE REQUIREMENT

ADP505x DEMO GUI software

# **GENERAL DESCRIPTION**


This user guide describes the hardware and software for the evaluation of the ADP5050/ADP5052 and includes detailed schematics and printed circuit board (PCB) layouts.

The ADP5050/ADP5052 evaluation board combines four high performance buck regulators and one 200 mA LDO in a 48-lead LFCSP package to meet the demanding performance and board space requirements. The ADP5050/ADP5052 evaluation board can connect to high input voltages, up to 15 V directly without any preregulators.

The ADP5050/ADP5052 share a common PCB evaluation board. The ADP5050/ADP5052 board can support an external USB dongle connection and the GUI software to evaluate the comprehensive functionalities provided by I<sup>2</sup>C interface, whereas the ADP5052 has no I<sup>2</sup>C interface capability. Both the ADP5050 and the ADP5052 operate in the same manner and are available in an adjustable voltage option.

Full details on the devices are provided in the ADP5050/ADP5052 data sheet available from Analog Devices, Inc., and should be consulted in conjunction with this evaluation board user guide.

# ADP5050/ADP5052 EVALUATION BOARD





# **INSTALLING THE SOFTWARE (ADP5050 ONLY)**

Note that the ADP5050 evaluation board can be powered up in standalone operation without the GUI software. Using the GUI software to access the advanced functionality of the ADP5050 product is optional. Before starting the software installation, ensure that the ADP5050 evaluation board is not connected to the USB port of the PC.


# **INSTALLING LABVIEW**

Note that if the PC has LabVIEW<sup>™</sup> already installed, this following step is not needed. The application software is a compiled LabVIEW program, which requires LabVIEW 8.5 or later and a run-time engine installed on the PC. You can download the LabVIEW run-time engine on the National Instrument website. A LabVIEW 8.5 run-time installation is available on the ADP5050 installation CD.

# **INSTALLING THE ADP5050 GUI SOFTWARE**

After installation, it may be necessary to reboot the PC to complete the operation.

1. Launch the **Setup.exe file**. When the dialog box shown in Figure 2 appears, click **Next** to continue.



#### Figure 2. ADP5050 Evaluation Software Setup

2. Click **Next** to install the files to the default destination folder or click **Browse...** to choose a different file (see Figure 3).



Figure 3. Choose Destination Location

3. Click **Next** to install the program (see Figure 4).

ADP505x DEMO GUI Ver-cg WV2.0					
Start Installation Review the following summe	ary before continuing.				
Adding or Changing • NF-VISA 5.1 Run Time Support					
ick the Next button to begin installation.	Click the Back button to c	hange the installat	ion settings.		
				Test to the test	

Figure 4. Select Program Folder

Rev 19 Nov 2013 19:30 | Page 4

4. Click **Finish** to complete the installation (see Figure 5).

0P505x DEMO GUI Ver-cg WV2.0	
Installation Complete	
The installer has finished updating your system.	
44 Bock	Next>> Enith

Figure 5. Install Shield Wizard Complete

# INSTALLING THE ANALOG DEVICES SDP DRIVERS (ADP5050 ONLY)

To install the Analog Devices SDP Drivers, complete the following steps:

1. After installing ADP505x Demo GUI software properly, the installation of the Analog Devices SDP drivers begins.

2. Click **Next** to install the drivers (see Figure 6).



Figure 6. ADI SDP Drivers Setup Wizard

3. Click **Install** after verifying the program folder. Ensure that the system environment has enough space (see Figure 7).

ADI SDP Drivers 1.4.10.0 Setup	
Choose Install Location	(***
Choose the folder in which to install ADI SDP Drivers 1.4.10.0.	
Setup will install ADI SDP Drivers 1.4.10.0 in the following folder. folder, click Browse and select another folder. Click Install to start t	
Destination Folder	
Destination Folder ENerogram Elles/Analog Devices/SDR/Drivers	Browse
	Browse
C:\Program Files\Analog Devices\SDP\Drivers	Browse
C\Program Files\Analog Devices\SDP\Drivers Space required: 240.0M8	Browse

Figure 7. Verify the Destination Folder

4. Click **Finish** to complete the driver installation (see Figure 8).



Figure 8. Driver Installation Complete

5. To verify that the USB driver is installed properly, click **Start**. Then select **Control Panel** > **System** and open the **Device Manager** (see Figure 9).




Figure 9. Verify Driver Installation

When the USB dongle is connected to a PC port different from the one used to install the driver, the PC device driver may ask you to install the driver again for that specific port. If this happens, repeat the first four steps listed in this section.

# USING THE EVALUATION BOARD

# **POWERING UP THE EVALUATION BOARD**

The ADP5050/ADP5052 evaluation board is supplied fully assembled and tested. Before applying power to the evaluation board, follow the procedures in this section.

#### **Enable Jumpers**

Each channel has its own enable pin, which must be pulled high to enable that channel (see Table 1). To disable the channel, pull the enable pin low or leave it floating.

The enable control for each regulator has a 0.8 V precision enable threshold, which allows the ADP5050/ADP5052 to be easily sequenced between channels or other input/output supplies. It can also be used as a programmable UVLO input by the resistor divider.

When the external hardware enable pin is high, the CHx\_ON enable register setting in the ADP5050 GUI software can be used to power down each channel operation.

Channel	Pin	Enable Jumpers	Description
CH1: Buck	EN1	J-EN1	0.8 V precision enable
CH2: Buck	EN2	J-EN2	0.8 V precision enable
CH3: Buck	EN3	J-EN3	0.8 V precision enable
CH4: Buck	EN4	J-EN4	0.8 V precision enable
CH5: LDO	EN5	I-EN5	0.8 V precision enable

#### Table 1. Channels of the Enable Pins

#### **Power Input Jumpers**

Each channel has its own power input jumper, which enables support for either a separate input voltage or cascaded options for all channels.

The power input for the buck regulators is 4.5 V to 15 V. Shunt S1, S2, and S3 to allow for easy setup by using all of the same input voltages for the buck regulators.

The power input for LDO PVIN5 is  $V_{OUT5}$  + 0.5 V or 1.7 V (whichever is greater) to 5.5 V input.

The power supply for the VDDIO pin in the  $l^2C$  interface block is 1.7 V to 3.6 V; shunt LK7 to use VDD (3.0 V) as the VDDIO supply. See Table 2 for the power input details.

Channel	Pin	Input Jumper	Input Range
CH1: Buck	PVIN1	J11	4.5 V to 15 V
CH2: Buck	PVIN2	S1	4.5 V to 15 V
CH3: Buck	PVIN3	S2	4.5 V to 15 V
CH4: Buck	PVIN4	S3	4.5 V to 15 V
CH5: LDO	PVIN5	LK8	1.7 V to 5.5 V
VDDIO	VDDIO	LK7	1.7 V to 3.6 V

#### **Table 2. Channels of Power Input Pins**

#### Jumper J-SYNC (SYNC/MODE)

The Jumper J-SYNC, as shown in Figure 1, connects the SYNC/MODE pin of the device to either low or high. Shunt the center contact of the J-SYNC jumper (SYNC/MODE) to the left pin header to pull the SYNC/MODE pin high to VREG (5 V) to allow the buck regulators into forced PWM operation. In this setting, use the PSMx\_ON register setting in the ADP5050 GUI software to configure individual PSM/FPWM operation for each buck.

Shunt the center contact of the J-SYNC jumper to the right pin header to pull the MODE pin low, which forces the buck regulators to operate in automatic PWM/PSM operation. The PSMx\_ON setting in the ADP5050 GUI software is ignored.

#### Input Power Source

Before connecting the power source to the ADP5050/ADP5052 evaluation boards, ensure that the evaluation board is turned off. If the input power source includes a current meter, use that meter to monitor the input current. Connect the positive terminal of the power source to the PVIN1\_4 terminal (J11) on the evaluation board, and connect the negative terminal of the power source to the GND terminal (J12) of the board.

If the power source does not include a current meter, connect a current meter in series with the input source voltage. Connect the positive terminal of the power source to the positive lead (+) of the current meter, connect the negative terminal of the power source to the GND terminal (J12) on the evaluation board, and the connect the negative lead (-) of the current meter to the PVIN1\_4 terminal (J11) on the board.

#### **Output Load**

Ensure that the board is turned off before connecting the load.

Connect an electronic load or resistor to set the load current. If the load includes an ammeter, or if the current is not measured, connect the load directly to the evaluation board, with the positive (+) load connected to one of the channels. For example, connect Buck 1, J16 (VOUT1), and the negative (-) load connection to J15 (GND).

If an ammeter is used, connect it in series with the load. Connect the positive (+) ammeter terminal to the evaluation board for Buck 1, J16 (VOUT1), connect the negative (-) ammeter terminal to the positive (+) load terminal, and connect the negative (-) load terminal to the evaluation board at J15 (GND).

#### Input and Output Voltmeters

Measure the input and output voltages with voltmeters. Ensure that the voltmeters are connected to the appropriate evaluation board terminals and not to the load or power sources themselves.

If the voltmeters are not connected directly to the evaluation board, the measured voltages are incorrect due to the voltage drop across the leads and/or connections between the evaluation board, the power source, and/or the load.

Connect the input voltage measuring voltmeter positive terminal (+) to the evaluation board at J11 (PVIN1\_4) and connect the input voltage measuring voltmeter negative (-) terminal to the evaluation board at J12(GND). Connect the output voltage measuring voltmeter positive (+) terminal to the evaluation board at J16 (VOUT1) for measuring the output voltage of Buck 1, and connect the output voltage measuring voltage measuring voltage of Buck 1, and connect the output voltage measuring voltage measuring board at J15 (GND).

#### **Quick Start**

Ensure that the software and USB driver are installed as described in the Installing the Software section. Ensure that

- The power source voltage for the buck regulators (PVIN1, PVIN2, PVIN3, PVIN4) is 4.5 V to 15 V. Shunt the S1, S2, and S3 jumpers to use all of the same input voltages for the buck regulators.
- The power source voltage for the LDO (PVIN5) is from V<sub>OUT5</sub> LDO + 0.5 V or 1.7 V (whichever is greater) to 5.5 V. Shunt the jumper, LK8, to use V<sub>OUT2</sub> as the LDO (PVIN5) input.
- (Optional for I<sup>2</sup>C interface evaluation) Shunt LK7 to use VDD as VDDIO supply, and connect the USB dongle to the I<sup>2</sup>C head jumper in the board.
- Use the J-EN1, J-EN2, J-EN3, J-EN4, and J-EN5 jumpers to enable or disable the desirable channel.

Figure 10 shows the ADP5050 board connection diagram. The ADP5052 works in a similar manner, but does not have a USB dongle connection.




Figure 10. ADP5050 Board Connection Diagram (USB Dongle is Optional)

When the power source and load are connected to the evaluation board, the board can be powered for operation. If the load is not enabled, enable the load. Verify that it is drawing the proper current and that the output voltage maintains voltage regulation. After the power-up, the following output voltage can be measured:

- $V_{OUT1} = 1.2 V$ , supply up to a 4 A output load
- $V_{OUT2} = 3.3$  V, supply up to a 4 A output load
- $V_{OUT3} = 1.8 V$ , supply up to a 1.2 A output load
- $V_{OUT4} = 5.0 \text{ V}$ , supply up to a 1.2 A output load
- $V_{OUT5} = 2.5 V$ , supply up to a 200 mA output load
- $V_{REG} = 5.0 V$ , supply up to a 50 mA output load

# ADP5050 GUI SOFTWARE

To run the ADP5050 GUI, click **Start** > **All Programs** > **Analog Devices ADP505x** > **ADP505x DEMO GUI-cg**. If the program starts correctly and the board is detected, the ADP5050 GUI appears, as shown in Figure 11. The program default settings are as follows:

- Choose the correct device I<sup>2</sup>C address
- All registers are initialized to default values
- Check the I<sup>2</sup>C status




Figure 11. ADP5050 GUI Software

# **MEASURING EVALUATION BOARD PERFORMANCE**

#### Measuring Output Voltage Ripple of the Buck Regulator

To observe the output voltage ripple of Buck 1, place an oscilloscope probe across the output capacitor (COUT\_1) with the probe ground lead at the negative (-) capacitor terminal and the probe tip at the positive (+) capacitor terminal. Figure 12 shows the typical output ripple waveform.




Figure 12. Output Ripple,  $V_{IN} = 12$  V,  $V_{OUT} = 1.2$  V, L = 1  $\mu$ H,  $C_{OUT} = 47$   $\mu$ F  $\times$  2,  $f_{SW} = 700$  kHz, FPWM Mode

Set the oscilloscope to ac, 10 mV/division, and 2  $\mu$ s/division time base, with the bandwidth set to 20 MHz to avoid noise interference with the measurements. To minimize coupling, shorten the ground loop of the oscilloscope probe.

To effectively measure the output voltage ripple, solder a wire to the negative (-) capacitor terminal and wrap it around the barrel of the probe and connect the tip directly to the positive (+) capacitor terminal, as shown in Figure 13.




Figure 13. Measuring Output Voltage Ripple

# Measuring the Switching Waveform of Buck

To observe the switching waveform with an oscilloscope, place the oscilloscope probe tip at the end of the inductor with the probe ground at GND. Set the oscilloscope to dc, 5 V/division, and  $1 \mu \text{s/division}$  time base.

When the SYNC/MODE pin is set to high, the buck regulators operate in forced PWM mode and the PSMx\_ON registers in the ADP5050 GUI software can be used to configure individual PSM/FPWM operation for each buck. Typical PWM and PSM switching waveforms are shown in Figure 14 and Figure 15.

When the MODE pin is set to low, the buck regulators operate in power save mode (PSM), improving the light load efficiency.




Figure 14. Typical PSM Mode Waveform,  $V_{IN} = 12 V$ ,  $V_{OUT} = 3.3 V$ ,  $I_{OUT} = 3 A$ ,  $f_{SW} = 600 \text{ kHz}$ ,  $L = 4.7 \mu$ H,  $C_{OUT} = 47 \mu$ F × 2, FPWM Mode




Figure 15. Typical FPWM Mode Waveform,  $V_{IN} = 12$  V,  $V_{OUT} = 3.3$  V,  $I_{OUT} = 3$  A,  $f_{SW} = 600$  kHz, L = 4.7 $\mu$ H,  $C_{OUT} = 47$   $\mu$ F × 2, FPWM Mode

## Measuring the Synchronization Input or Output

To configure the SYNC/MODE pin as the clock output, set the SYNC\_OUT bit in ADP5050 GUI software

(or by factory fuse). A clock is generated at the SYNC/MODE pin with the frequency equal to the internal frequency set by the RT pin.

When the SYNC/MODE pin is configured as the input, the ADP5050/ADP5052 can be synchronized to an external clock applied to the SYNC/MODE pin. Note that the internal clock set by the RT pin must be programmed close to the external clock.

## Measuring Load Regulation of the Buck

Test the load regulation by increasing the load at the output and looking at the change in output voltage. The input voltage must be held constant during this measurement. To minimize voltage drop, use short low resistance wires, especially for loads approaching maximum current. Typical buck load regulation is shown in Figure 16.




Figure 16. Buck Load Regulation

#### **Measuring Line Regulation**

To measure line regulation, vary the input voltage and examine the change in the output voltage. Typical buck line regulation is shown in Figure 17.




Figure 17. Buck Line Regulation

### **Measuring Efficiency of the Buck**

Measure the efficiency,  $\eta$ , by comparing the input power with the output power. Measure the input and output voltages as near to the input and output capacitors as possible to reduce the effect of IR drops.




Figure 18. Buck1/Buck2 Efficiency,  $V_{IN} = 12 V$ ,  $F_{SW} = 600 \text{ kHz}$ , MOSFET = SI7232DN, FPWM and PSM Mode

## **Measuring Inductor Current**

Measure the inductor current by removing one end of the inductor from its pad and connecting a current loop in series. A current probe can be connected to this wire.

# Measuring Line Regulation of the LDO

For line regulation measurements, the output of the regulator is monitored while varying its input. For good line regulation, the output must change as little as possible with varying input levels. To ensure that the device is not in dropout mode during this measurement,  $V_{IN}$  must be varied between  $V_{OUT}$  nominal + 0.5 V (or 2.3 V, whichever is greater) and  $V_{IN}$  maximum. For example, a fixed 3.3 V output requires  $V_{IN}$  varied between 3.8 V and 5.5 V. This measurement can be repeated under different load conditions. Figure 19 shows the typical line regulation performance of the LDO with 1.6 V output at 200 mA load.




Figure 19. LDO Line Regulation, PVIN5 = 3.3 V,  $V_{outs} = 2.5 V$  at 200 mA Load

## Measuring Load Regulation of the LDO

For load regulation measurements, the regulator output is monitored while varying the load. For optimal load regulation, the output must change as little as possible with varying loads. The input

voltage must be held constant during this measurement. The load current can be varied from 0 mA to 200 mA. Figure 20 shows the typical load regulation performance of the LDO with a 2.5 V output for different input voltages.




Figure 20. LDO Load Regulation, PVIN5 = 3.3 V,  $V_{outs} = 2.5 V$ 

#### **MODIFYING THE BOARD**

#### Setting the Output Voltage of the Bucks (CH1 to CH4)

The buck output voltage is set through external resistor dividers, shown in Figure 21 for Buck 1. Optionally, the output voltage can be factory programmed to default values, as indicated in the ADP5050/ADP5052 data sheet. FB1 must be connected to the top of the capacitor on VOUT1 by placing a 0  $\Omega$  resistor on  $R_{TOP}$ . In an output adjustable version, the equation for the output voltage setting is

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{TOP}}{R_{BOT}}\right)$$

The V<sub>REF</sub> voltage (FB1, FB2, FB3, FB4) for the buck regulators is 0.800 V in the adjustable version.




Figure 21. Buck 1 External Output Voltage Setting

When the output voltage of the bucks are changed, the values of inductors, output capacitors, and compensation networks might, likewise, need to be recalculated and changed for stable operation. See the ADP5050/ADP5052 data sheet for more details on external components selection.

#### Setting the Output Voltage of the LDO (CH5)

LDO output voltage is set through external resistor dividers, as shown in Figure 22 for LDO in CH5. The equation for the output voltage setting of LDO is

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{TOP}}{R_{BOT}}\right)$$

The  $V_{REF}$  voltage (FB5) for LDO is 0.500 V.




Figure 22. LDO (CH5) External Output Voltage Setting

#### **External Resistor Divider Setting for Bucks and LDO**

The ADP5050/ADP5052 evaluation boards are supplied with the resistor divider for a target output voltage. Varying the resistor values of the resistor divider networks varies the output voltage accordingly. Table 3 shows the external resistor divider for each channel.

**Table 3. External Resistor Dividers in Each Channel** 

<b>Resistor Divider</b>	Buck 1	Buck 2	Buck 3	Buck 4	LDO
R <sub>TOP</sub>	R2	R4	R6	R5	R44
R <sub>BOT</sub>	R28	R29	R31	R30	R13

#### **Changing the Switching Frequency**

The switching frequency of the ADP5050/ADP5052 evaluation board is programmed to be 650 kHz. To change the switching frequency, replace the R3 resistor at the RT pin with a different value, as shown in Figure 23.




Figure 23. Switching Frequency vs. RT Resistor

Rev 19 Nov 2013 19:30 | Page 21

Each frequency-halved bit (FREQ1 and FREQ3 in Register 7) for Channel 1 and Channel 3 can be used to program its switching frequency to be half of the master switching frequency set by the RT pin. When the switching frequency is changed, the values of the inductors, the output capacitors, and the compensation networks must be recalculated and changed for stable operation. See the ADP5050/ADP5052 data sheet for more details on external components selection.

# Changing the Peak Current-Limit Threshold in CH1/CH2

The peak current limit of the ADP5050/ADP5052 evaluation board in Channel 1 and Channel 2 is set to 6.4 A. To change the peak current limit threshold, replace the R8 resistor for Channel 1 (R7 for Channel 2) with a different value, as shown in Table 4. The programmable current-limit threshold feature allows for the use of a small size inductor for low current applications.

#### Table 4. Load Capability Setting on Channel 1

$\mathbf{R}_{1LIM1}/\mathbf{R}_{1LIM2}$	I <sub>ουτ</sub> in Channel 1/Channel 2		
Floating	2.5 A, with 4.4 A typical peak current limit		
47 kΩ	1.2 A, with 2.6 A typical peak current limit		
22 kΩ	4.0 A, with 6.4 A typical peak current limit		

## Changing the Soft Start Time

The soft start time of the ADP5050/ADP5052 on the evaluation board is programmed at 2 ms for the buck regulators. To change the soft start time, replace the R39 and R16 resistors for CH1 and CH2 (R40 and R18 for CH3 and CH4) with a different value, as shown in Table 5.

Table 5. Softstart Time Configuration by SS12/SS34 Pins

<b>R</b> <sub>top</sub>	<b>R</b> <sub>bottom</sub>	SS12 Pin		SS34 Pin	
(kΩ)	(kΩ)	CH1	CH2	CH3	CH4
0	n/a	2 ms	2 ms	2 ms	2 ms
100	600	2 ms	Parallel	2 ms	4 ms
200	500	2 ms	8 ms	2 ms	8 ms
300	400	4 ms	2 ms	4 ms	2 ms
400	300	4 ms	4 ms	4 ms	4 ms
500	200	8 ms	2 ms	4 ms	8 ms
600	100	8 ms	Parallel	8 ms	2 ms
n/a	0	8 ms	8 ms	8 ms	8 ms

## Changing CH1/CH2 to a 2-Phase Parallel Output

CH1 and CH2 are programmed as individual outputs on the ADP5050/ADP5052 evaluation boards. To configure CH1/CH2 as a 2-phase parallel output operation, the following steps are required:

- 1. Short the Jumper S4.
- 2. Change R39 = 100 k $\Omega$  and R16 = 600 k $\Omega$  (or R39 = 600 k $\Omega$  and R16 = 100 k $\Omega$ ) in the SS12 pin setting.
- 3. Remove R17 and C8 from the COMP2 pin.
- 4. Remove R4, and replace R29 with 0  $\Omega$  on the FB2 pin.
- 5. Shunt the J-EN2 jumper to low.
- 6. Use the FB1 pin (R2 and R28) to set the output voltage.
- 7. Use J-EN1 (EN1 pin) to enable or disable the regulator.

During the parallel configuration, the input voltage and the current-limit threshold for both channels should be the same, and FPWM mode operation on both CH1 and CH2 are recommended. See the ADP5050/ADP5052 data sheet for details regarding 2-phase parallel output.

# Changing the Phase Shift (0°, 90°, 180°, 270°) in the Buck Regulators

On the ADP5050/ADP5052 evaluation board, the phase shift is 180° between CH1 and CH2, and 180° between CH3 and CH4. CH1 and CH3 operate in 0° phase shift.

With the ADP5050 only, the phase shift can be programmed at 0°, 90°, 180°, or 270° from Channel 2 to Channel 4 with reference to Channel 1 via PHASE2, PHASE3, and PHASE4 in the ADP5050 GUI software. See the ADP5050/ADP5052 data sheet for details regarding 2-phase parallel output.

## **Changing the PWRGD Output Options**

On the ADP5050/ADP5052 evaluation board, the PWRGD output becomes active high when the selective regulator is under the normal operation. The PWRGD hardware output is logically AND of an internal unmasked PWRGD signal.

With the ADP5050 only, each immediate PWRGD signal in each buck can be read back by the PWRGDx bit in the ADP5050 GUI software. The only desirable channels from Channel 1 to Channel 4 can be configured by factory fuse or I<sup>2</sup>C interface. Use the ADP5050 GUI software to configure MASK\_CHx in Register 0x08 to obtain a desirable PWRGD output signal.

## **Changing the Interrupt Output Options**

With the ADP5050 only, use the nINT pin for the fault condition warning. During normal operation, the interrupt output is pulled high. When any fault occurs, the ADP5050 pulls the nINT pin low to raise the fault warning to the  $I^2C$  host. There are six interrupt sources available in the ADP5050, as shown in Table 6.

#### Table 6. Interrupt Options in ADP5050

Name	Description

PWRG1_INT	Power-good failure detected on Channel 1
PWRG2_INT	Power-good failure detected on Channel 2
PWRG3_INT	Power-good failure detected on Channel 3
PWRG4_INT	Power-good failure detected on Channel 4
LVIN_INT	PVIN1 voltage drops below the specified threshold (adjustable in Register 7)
TEMP_INT	Junction temperature rises above the specified threshold (adjustable in Register 7)

The interrupt (if any) that appears on the nINT pin is determined by the mask bits mapped in Register INT\_MASK. To clear an interrupt, write 1b to the detected bit in INT\_STATUS, or reset the part using UVLO.

Reading the interrupt or writing a 0b has no effect.

## Enabling the Overheat Detection (ADP5050 Only)

In addition to the thermal shutdown protection, the ADP5050 has another overheat warning function, which compares the junction temperature against the specified overheat threshold: 105°C, 115°C, or 125°(adjustable in Register 8, TEMP\_TH).

Unlike thermal shutdown, the overheat warning function only sends out a warning signal without any shutdown. When the junction temperature rises above the threshold, the status bit, TEMP\_INT, goes high. To clear the TEMP\_INT status bit, write 1b to the status bit. The TEMP\_INT bit status is latched until the bit is cleared.

Use the ADP5050 GUI software to set the TEMP\_TH register to enable the overheat feature. Configure TEMP\_INT to source this overheat fault into the nINT pin.

#### Enabling the Low Input Voltage Detection (ADP5050 Only)

In addition to the undervoltage lockout (UVLO), the ADP5050 includes a low input voltage detection circuit (to monitor PVIN1 only) that compares the input voltage against the specified voltage threshold, which is adjustable from 4.2 V to 11.2 V with 0.5 V steps in Register 8, TH\_CFG.

Unlike the UVLO shutdown, the low input voltage warning function only sends out a warning signal without any shutdown. When the input voltage drops below the threshold, the status bit, LVIN\_INT, goes high. To clear the LVIN\_INT status bit, write 1b to the status bit. The LVIN\_INT bit status is latched until the bit is cleared.

Use the DP5050 GUI software to set the LVIN\_TH bit to enable the low input voltage detection feature. Configure LVIN\_INT to source the low input fault into the nINT pin.

#### Enabling the Dynamic Voltage Scaling (DVS)

The ADP5050 provides a dynamic voltage scaling function for Channel 1 and Channel 4, and those outputs can be real-time settings via I<sup>2</sup>C interface. To change the settings, complete the following steps:

- 1. Connect FB1 and FB4 to the output by placing a 0  $\Omega$  resistor on RTOP. Replace R2 to 0  $\Omega$ . Remove R28 for CH1, and/or replace R5 to 0  $\Omega$  and remove R30 for CH4.
- 2. Power up the demo board, connect the USB dongle, and turn on the GUI software.
- 3. Use the ADP5050 GUI software to set DVSx-INTVAL and enable DVSx-ON in Register 0x05.
- 4. Use the ADP5050 GUI software to change different VID options in the CHx VOUTx register to obtain a real-time output voltage step up or step down.

Note that to avoid rapid output voltage changes to the next target value that result in abnormal problems, such as PWRGD failure, OVP latch-off, or hiccup, enable the DVS function prior to setting VID.

# **EVALUATION BOARD SCHEMATICS AND ARTWORK**




Figure 24. Evaluation Board Schematic of the ADP5050/ADP5052 Evaluation Board




Figure 25. Top Layer, Recommended Layout for the ADP5050/ADP5052 Evaluation Board




Figure 26. 2nd Layer, Recommended Layout for the ADP5050/ADP5052 Evaluation Board




Figure 27. 3rd Layer, Recommended Layout for the ADP5050/ADP5052 Evaluation Board




Figure 28. Bottom Layer, Recommended Layout for the ADP5050/ADP5052 Evaluation Board

# **ORDERING INFORMATION**

# **Bill of Materials**

#### Table 7. Bill of Materials

Qty.	Reference Designator	Description	Manufacturer	Part Number
1	U1	Micro PMU	Analog Devices	ADP5050 or ADP5052
1	U2	Dual MOSFETs, 16.4 mΩ	Vishay	Si7232DN
4	CIN_1, CIN_2, CIN_3, CIN_4	Capacitor, MLCC, 10 μF, 25 V, 1206	Murata	GRM31CR61E106KA12L

4	COUT_2, COUT_3, COUT_4, COUT_6	Capacitor, MLCC, 47 μF, 6.3 V, 0805	Murata	GRM21BR60J476ME15
2	COUT_9, COUT_10	Capacitor, MLCC, 22 μF, 6.3 V, 0805	T-Y	LMK212BJ226MG-T
1	L1	Inductor, 1.0 µH, 11.2 A	TOKO/Coilcraft	FDV0530-1R0M/XAL6030-102M
1	L2	Inductor, 2.2 μH, 7.1 A	TOKO/Coilcraft	FDV0530-2R2M/XAL6030-222M
1	L3	Inductor, 4.7 μH, 2.7 A	Coilcraft	XAL4030-472M
1	L4	Inductor, 10 μH, 2.3 A	Taiyo Yuden	NR5040T-100M
5	C1, C3, C4, C5, C13	Capacitor, MLCC, 0.1 μF, 16 V, 0402	Murata	GRM155R71C104KA88D
4	C2, C11, C12, C14	Capacitor, MLCC, 1 µF, 6.3 V, 0402	Murata	GRM155R60J105KE19D
2	C7, C8	Capacitor, MLCC, 560 pF, 50 V, 0402	Murata	GRM155R71H561KA01D
2	C9, C10	Capacitor, MLCC, 2.7 nF, 50 V, 0402	Murata	GRM2165C1H272JA01D
1	R2	Resistor, 4.99 kΩ, 1%, 0402	PANASONIC	ERJ-2RKF4991X
1	R3	Resistor, 32.4 kΩ, 1%, 0402	PANASONIC	ERJ-2RKF2322X
1	R4	Resistor, 31.6 kΩ, 1%, 0402	VISHAY	CRCW040231K6F
1	R5	Resistor, 52.3 kΩ, 1%, 0402	VISHAY	CRCW040252K3F
1	R6	Resistor, 12.4 kΩ, 1%, 0402	PANASONIC	ERJ-2RKF1242X
2	R7, R8	Resistor, 22 kΩ, 1%, 0402	PANASONIC	ERJ-2GEJ223X
2	R12, R17	Resistor, 20 kΩ, 1%, 0402	PANASONIC	ERJ-2RKF2002X
1	R15	Resistor, 10 kΩ, 1%, 0603	VISHAY	
1	R20	Resistor, 24 kΩ, 1%, 0402	PANASONIC	ERJ-2RKF2402
2	R39, R40	Resistor, 0 Ω, 1%, 0402	PANASONIC	ERJ-2GE0R00X
1	R44	Resistor, 40.2 Ω, 1%, 0402	PANASONIC	ERJ-2RKF4022X
2	D1, D2	LED, 0603	PANASONIC	LNJ208R8ARA
7	J-EN1, J-EN2, J-EN3, J-EN4, J-EN5, J-SYNC, JP2	3-Pin Header	SAMTEC	TSW-103-08-G-S
16	J11, J12, J15, J17, J19, J21, J16, J18, J20, J22, LK7, LK8, S1, S2, S3, S4	2-Pin Header	SAMTEC	TSW-150-07-T-S
8	VOUT5, TP9, TP10, TP11, nINT, VREG, VDDIO, PWRGD_A0	Test Point, 1206	MAC8	HK-1-G

10	R16, R18, R54, R55, R56, R57, R32, R34, R38, R53	No assembly	No assembly	No assembly
6	COUT_1, COUT_11, COUT_12, COUT_13, COUT_7, COUT_8	No assembly	No assembly	No Assembly

# **RELATED LINKS**

Resource	Description
ADP5050	5-channel integrated power solution with quad buck regulators and 200 mA LDO regulator
ADP5052	5-channel integrated power solution with quad buck regulators plus 200 mA LDO regulator

 $\ensuremath{\mathbb{S}}$  Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com