DTMF receiver for telephones BU8874 / BU8874F

The BU8874 and BU8874F are DTMF receiver ICs developed for use in telephone answering machines, and convert 16 different types of DTMF signals into 4-bit binary serial data. In addition to a compact 8-pin DIP (BU8874) package, these receivers feature a wide dynamic range, eliminating the need for an external input amplifier. Expertise from a number of companies has been incorporated into these products to enable guard time control through a host microcontroller.

ApplicationsTelephone answering machines

Features

- 1) Dynamic range of 45dB. (internal AGC)
- 2) Power down mode.
- 3) 4-bit binary serial data output.
- 4) Guard time can be controlled through host microcontroller.
- 5) Input pins equipped with hysteresis. (ACK pin)
- BU8874F **BU8874** N.C. 18 N.C. 1 INPUT 8 Vdd 1 I IAS TONE II TER 17 INPUT 2 VDD 1149 ROW COL FILTER N.C. 3 16 N.C. FILTER ROW COL FILTER FILTER ESt PWDN 2 7 BIAS N.C. Δ 15 N.C. PWDN 5 BIAS 14 ESt DIGITAL DIGITAL DETECTOR DETECTOR STEERI STEERIN 13 ACK CIRCUIT OSC 6 OSC CIRCUIT OSC osc 3 6 ACK CODE CODE CLOCK CONVERTER CONVERTER GENERATOR CLOCK N.C. 7 12 N.C. GENERATOR PARALLEL CLOCK - CLOCK →SERIAL GND 8 11 SD CONVERTER \pm +SEBIAL GND 4 5 SD CONVERTER N.C. 9 10 N.C. 777 DIP8 SOP18

- 6) 4.19MHz crystal resonator can be used.
- 7) 8-pin DIP package. (BU8874)

●Absolute maximum ratings (Ta=25°C)

Param	eter	Symbol	Limits	Unit	
Power supply voltage		Vdd	7	V	
Input voltage		Vin	GND-0.3~VDD+0.3	V	
Output voltage		Vouт	GND-0.3~VDD+0.3	V	
Power dissipation	BU8874	Pd	500*1	mW	
	BU8874F	Pu	550 ^{*2}		
Operating temperature		Topr	-10~+70	ĉ	
Storage temperatu	re	Tstg	-55~+125	ĉ	

*1 Reduced by 5mW for each increase in Ta of 1 $^\circ C$ over 25 $^\circ C.$

*2 Reduced by 5.5mW for each increase in Ta of 1°C over 25°C.

Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	Vdd	4.75~5.25	V
Oscillation frequency	fosc	4.194304	MHz
Oscillation frequency deviation	∆fosc	-0.1~+0.1	%

Pin descriptions

Pin No. BU8874	Pin No. BU8874F	Pin name	Function
1	2	INPUT	This is the audio signal input pin, and should be coupled.
2	5	PWDN	Power down signal input pin. "L" level is the normal operation mode. "H" level enters the power down mode and lowers power consumption. When setting this pin to the "H" level, first set the ACK pin to the "L" level.
3	6	OSC	This is the input pin for the internal oscillator. Connect a 4.194304 MHz crystal resonator between this pin and GND, or use input from an external oscillator.
4	8	GND	This is the ground pin.
5	11	SD	This is the serial data output pin. If a series of pulses is input to the ACK pin while the ESt pin is HIGH, the SD output pin outputs a 4-bit binary code corresponding to the DTMF signal shown in Table 1.
6	13	ACK	This is the acknowledgement pulse input pin. It is equipped with hysteresis. After the ESt pin goes HIGH, the four consecutive pulses input to the ACK pin cause the 4-bit data corresponding to the DTMF signal of the SD pin output to be output. The rising edge of the first pulse is latched before the data is shifted.
7	14	EST	This is the steering signal output pin. When there is a valid DTMF signal, this pin goes HIGH.
8	17	Vdd	This is the power supply pin.
	1,3,4,7 9,10,12 15,16,18	N.C.	This is the N.C. pin. It is not connected inside the IC.

Input / output circuits

INPUT



PWDN



ACK







SD ESt



●Electrical characteristics (unless otherwise noted, Ta=25°C, VDD=5.0V)

Parameter		Symbol	Min.	Тур.	Max.	Unit	Conditions	vin (dBm)
Supply current		loo	1.0	2.2	3.4	mA	PWDN=GND operation	-
PWDN pin input high lev	vel voltage	ViH2	Vdd+1.0	_	VDD	V	-	-
PWDN pin input low lev	el voltage	Vı∟2	GND	_	GND+1.0	٧	_	_
ACK pin input high leve	l voltage	V⊪ 6	V _{DD} -0.8	_	Vdd	V	_	-
ACK pin input low level	voltage	V⊫6	GND	_	GND+0.8	V	-	-
Input high level current		Ін	_	0.1	1.0	μA	*1	-
Input low level current		١L	_	0.1	1.0	μA	*1	-
Pin 1 input impedance		Zin	10	30	50	kΩ	v in=0dBm, fin=1kHz	-
Output saturation high le	Output saturation high level voltage		4.6	_	_	٧	Iон=0.4mA *2	-
Output saturation low level voltage		Vol	_	_	0.4	٧	IoL=1mA *2	-
Valid input level		VIV	-42	-	3	dBm	*3, 4, 5	-
Dual tone level difference	Positive	VTWP	-	-	6	dB	*4	-15
	Negative	VTWN	-	-	6	dB	*4	-15
Frequency detection	Frequency detection		±1.5%±2Hz	-	-	_	*5	-27
Frequency rejection		BWR	_	_	±4	%	*5	-27
3rd tone tolerance		ттт	_	_	-16	dB	*5, 6	-27
Noise tolerance		TN	_	-12	-	dB	-	-27
Dial tone tolerance		TDT	_	14	7	dB	*7	-27
Signal presence detection time		tDP	5	12	20	ms	_	-27
Signal absence detection time		tDA	0.5	5	15	ms	_	-27
Data shift rate		fDS	_	_	1	MHz	ACK Duty 40%~60%	-
Output delay time	Dutput delay time		_	70	150	ns	ACK→SD	-
Setup time		tDL	0	— — ns —		-		
Hold time		tDH	30	60	_	ns	_	_

*1 Applies to ACK pin and PWDN pin.

*2 Applies to ESt pin and SD pin.

*3 A DTMF signal is input, and the voltage level of the single tone component is set as VIV.

*4 Specified for a DTMF signal with a frequency deviation at the maximum standard frequency \pm 0.73%.

*5 No difference in level between the two tones.

*6 Composite signal consisting of DTMF signals and the third harmonics of each input.

*7 Specified for signals of 350 Hz and 440 Hz (± 2%).



Circuit operation

(1) An overview of operation

A DTMF signal is supplied to the INPUT pin and applied to a pair of 6th-order bandpass filters, which separate the DTMF signal into its high (COL) and low (ROW) frequencies. The separated tonesre converted into square waves and fed to a DIGITAL DETECTOR. The DIGITAL DETECTOR checks the two tones to see if they are within the valid DTMF frequency bands. If they are, it sends a DETECT signal to the STEERING CIRCUIT, and sends the appropriate COLUMN and ROW address signals to a CODE CONVERTER.

The CODE CONVERTER encodes the received and detected DTMF signal, and outputs an ENABLE signal to the STEERING CIRCUIT.

Based on the DETECT and ENABLE signals, the STEERING CIRCUIT outputs an Early Steering (ESt) signal, which sets the ESt pin to HIGH, indicating that a Normal operation mode valid DTMF signal has been detected.

If a series of pulses is input at the ACK pin while ESt is HIGH, a decoded DTMF signal is output to the SD pin as a binary code. (See Figure 4 for the overall timing.)

If a pulse sequence is input at the ACK pin, the data is latched at the rising edge of the first pulse by a PAR-ALLEL \rightarrow SERIAL CONVERTER, and at the same time, the LSB is output from the SD pin. Following this, three bits of data are output from the SD pin for each bit of each pulse in the pulse sequence input from the ACK pin. As a result, a total of four bits of data are output for the four pulses. (See Figure 5 for the ACK and SD timing.)

If the pulse sequence input to the ACK pin consists of three or fewer pulses, the next DTMF input cannot be decoded properly. Any ACK pulses in excess of four are ignored until ESt goes HIGH again. Table 1 shows the format of serial data output from the SD pin. (2) Power down interface



Fig. 2 Power down timing chart

The power down mode is activated by applying a rising edge at the PWDN pin when the ACK pin is LOW. The ACK pin may be taken from LOW to HIGH and back to LOW again while the circuit is in the power down mode. To return to the normal operation mode, set PWDN to LOW. After returning from the power down mode to the normal operation mode, if a valid DTMF signal is still being held (from prior to entering the power down mode), a second reading of the data can be performed (the first reading following recovery to the normal operation mode) by inputting the ACK pulse sequence. Figure 3 shows this status.



Fig. 3 SD multiple reading operation

If the circuit enters the power down mode n times, data can be read (n + 1) times (while ESt is HIGH), as long as input of the DTMF signal continues.



(3) Overall timing chart





Fig. 4 Overall timing chart

(4) Serial data correspondence table Table 1. Serial data correspondence table

ROW [Hz]	COL [Hz]	No.	b3 (MSB)	b2	bı	b₀ (LSB)
697	1209	1	0	0	0	1
697	1336	2	0	0	1	0
697	1477	3	0	0	1	1
770	1209	4	0	1	0	0
770	1336	5	0	1	0	1
770	1477	6	0	1	1	0
852	1209	7	0	1	1	1
852	1336	8	1	0	0	0
852	1477	9	1	0	0	1
941	1336	0	1	0	1	0
941	1209	*	1	0	1	1
941	1477	#	1	1	0	0
697	1633	A	1	1	0	1
770	1633	В	1	1	1	0
852	1633	С	1	1	1	1
941	1633	D	0	0	0	0

0 = "L" level , 1 = "H" level

(5) ACK and SD timing



tDL : Setup time tPAD : Output delay time tDH : Hold time



(6) Operation mode input logic Table 2. Operation mode input logic

ACK	PWDN	ACK PWDN Status
Х	L	Normal operation mode
L	H	Power down mode
Н	Н	Not defined

X=don't care

_____After an "L" level has been applied to the ACK pin, the power down mode is entered at the rising edge.

Application example



Selecting attachment components

(1) Power supply components



Fig.7 Power supply circuit

(2) Oscillation components





- X501: Use a crystal or ceramic resonator with an oscillation frequency of 4.194304MHz. If using a ceramic resonator, there may be problems with the precision of the oscillation frequency, so we recommend using one of the ceramic resonators listed below.
- C591: If you are using a dedicated resonator X501designed for DTMF receivers, capacitor C591 should be left open. If you are injecting an external clock, X501 should be omitted and DC blocking capacitor C591 used in its place. Typically, this capacitor should be 47µnF.

C502: This is the VDD bypass capacitor, and is normally

JP501: This is normally shorted. To test the current con-

sumption of the IC (at the point where the power down mode is entered), insert a DC ammeter in

100µF.

place of JP501.

(3) DTMF input



Fig.9 DTMF input circuit

C501 : This is the DC blocking capacitor. Select a capacitor that will pass DTMF signals (greater than 697Hz) without significantly attenuating the signals.

JP592 :	If DTMF	signals	are	being	input	directly,	both
	ends sho	ould be s	short	ed.			

Q591 R591 ~ R595 C592, C593 Use these to increase the sensitivity of the DTMF receiver.

(4) ESt output

The ESt guard time is determined by the CPU of the host computer, but to reduce the load on the host computer, the guard time can be set using an external circuit, as shown in Figure 10.



Fig. 10 Guard time setting circuit

The relation between a momentary falter in the ESt guard time (t_{GL}), a momentary HIGH level in the ESt guard time (t_{GH}), and the time constant is shown below. Figure 12 shows a timing diagram for guard times.



Fig. 11 Guard time vs. constant (C \times R)







Operation notes

(1) Power down

When ACK is LOW, the power down mode can be entered by applying a rising edge to the PWDN pin. Current consumption drops from several seconds to several tens of seconds after the power down mode has been specified.

Operation with SD multiple reading is recommended.

(2) Oscillation

Oscillation frequency precision can be a problem with ceramic resonators. Before including a ceramic resonator in your design, please consult the resonator manufacturer to make sure this will not be a problem.

Also, if an external clock is being injected, a DC blocking capacitor must be inserted. Select a capacitor that will neither attenuate the frequency components or put an excessive load on the drive side.

This LSI is not equipped with the power-on reset function. Also, since the internal circuit (flip-flop circuit) becomes unstable at the rising edge of the power supply, the internal circuit is initialized as shown below by the first DTMF sequence received after the rising edge of the power supply. Therefore, input four dummy ACK pulses before the DTMF reception.



