

STRUCTURE	Silicon Monolithic Integrated Circuit
ТҮРЕ	8 Channel Switching Regulator Controller and 1 Series Regulator for DVC
PRODUCT SERIES	BD9833KV

- Series Regulator: Variable output voltage

stable with Ceramic Output Capacitor

Package: VQFP48C(0.5mm pitch)

OAbsolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Units
Power Supply Voltage1	VCC, VIN2345, VIN6789	12	V
Power Supply Voltage2	VIN1	12	V
Power Dissipation	Pd	600(*1) 950(*2)	mW mW
Operating Temperature	Topr	-25~+85	°C
Storage Temperature	Tstg	-55~+125	°C

(*1) Without external heat sink, the power dissipation degrades by $6.0 \text{mW/}^{\circ}\text{C}$ above 25°C .

(*2) Power dissipation degrades by 9.5mW/°C above 25°C, when mounted on a PCB (70.0mm × 70.0mm × 1.6mm).

ORecommended operating conditions (Ta=-25~+75°C)

Parameter	Symbol	Spec.	Units
Power Supply Voltage	VCC,VIN2345,VIN6789 VIN1	4.0~10 2.8~10	V
Oscillator Frequency	fosc	100kHz~1.2I	MHz

Status of this document



OElectrical characteristics (Ta=25°C, VCC=7V, VIN1=7V STB=3V, unless otherwise specified)

			Spec.		Units	
Parameter	Symbol	Min	Typ	Max	Onito	Conditions.
	l		.)p.	max		
		0.475	0.500	0.505		i
Reference Voltage	Vret	2.475	2.500	2.525	V	
Line Regulation	DVLi	-	-	10	mV	Vcc=4.0V~10V
Load Regulation	DVLo	-	-	10	mV	Iret=-0.1mA~
				_		-1.0mA
Short-Circuit Output Current	los	-40	-12	-5	mA	Vret=0V
[Load Regulation]	i		1		1	i
Short-Circuit Output	Vstd1	3.55	3.65	3.75	V	VCC monitor
Current1(VCC)						Sweep down
Hysteresis width (VCC)	∆ Vst1	0.6	0.11	0.16	V	
Threshold Voltage 2(VREF)	Vstd2	2.2	2.3	2.4	V	VREF monitor
[Soft start]	-					
Soft standby voltage	Vsso1	-	10	100	mV	
Input Source Current	ISOFT1	-2.0	-1.0	-0.5	μA	
[Protection Circuit]						•
						CH2,3,4,5,6,7,
INV Threshold Voltage	Vscpth	0.65	0.75	0.85	V	INV Voltage"L"
						detect
SCP Output Current	Iscp	-3.0	-2.0	-1.5	μA	VSCP=0.75V
SCP Threshold Voltage	Vtsc	1.4	1.5	1.6	V	
SCP Standby Voltage	Vssc	-	10	100	mV	
[Triangular wave oscillator]						
	foed	580	680	780	kH-	RT=11kobm CT=180pF
Eroquoney Stability ()(aa)	1050 Df	500	000	200	0/	$VCC = 10 \sim 10 V$
PT Output Value as		-	0.3	2	%	VCC=4.0~ 10V
R i Output voltage	VRI	0.95	1.00	1.05	V	
DC/DC controller						010.0.45.0.7
[Reference Voltage]	Vthea	0.980	1.00	1.020	V	CH2,3,4,5,6,7
Reference Voltage	VOFST	-	-	10	mV	CH8,9
Line Regulation	Ibias1	-150	0	150	nA	CH2,3,4,5,6,7 INV pin
Load Regulation	Ibias2	-170	-40	-	nA	CH8,9 INV pin
Short-Circuit Output Current	Ibias3	-170	-40	-	nA	CH8,9 NON pin
[] and Demulation]	AV	50	65	80	dB	DC Design
[Load Regulation]						Guarantee
Short-Circuit Output	BW	0.5	1	2	MHz	AV=0dB
Current1(VCC)						Design Guarantee
	Vfbh	Vref				
Hysteresis width (VCC)		-0.1	-	-	V	
Threshold Voltage 2(VREF)	Vfbl	-	-	0.1	V	
[Soft start]	lsink1	13	2.6	3.9	mA	
Soft standby voltage	leink?	3.4	6.7	10	mΔ	
Son standby voltage	ISIIIK2	0.40	150	10	· · · A	
Input Source Current	Isource I	-240	-150	-90	μ Α	
	Isource2	-280	-190	-130	μΑ	
INV Threshold Voltage	VCM	0	-	VCC-2	V	
[PWM Comparator]						
Input Threshold Voltage	Vt0	1.730	1.820	1.910	V	DUTY0%
2,3,4,5,6,7,8,9	Vt100	2.090	2.180	2. 270	V	DUTY100%
[FET Driver]		-		-		
ON Resistance	RonH11	7	14	21	Ω	VG2, 3, 4, 5, 6, 7, 8, 9 VG="H"
ON Resistance	RonL01	6	12	18	Ω	VG2, 3, 4, 5, 6, 7, 8, 9 VG="L"
Current Ability	lsink1	70	170	250	mA	VG2, 3, 4, 5, 6, 7, 8, 9 VG="L"
	l source1	-240	-160	-80	mA	VG2, 3, 4, 5, 6, 7, 8, 9 VG="H"
[Control]						
STB Threshold Voltage	Vstb	1.0	1.5	2.0	۷	
STB Input Current	lstb	-	-	30	μA	STB=3V
STB5,6 Threshold Voltage	Vstb5,6	1.0	1.5	2.0	٧	
STB5.6 Input Current	Istb5,6	-	-	30	μA	STB5. 6=3V
[Circuit Current]					<i>µ</i>	,
Standby Current	loos	-	0	5	<i>μ</i> Δ	STB=0V
Circuit Current on Driving	1003	1	5	10	μΛ m/\	310-04
[Sorios Pogulator]	100	I I	5	IV	, iiirt	I
	1	1				D1-000K0 D0-100K0D-f +- +- +- +
Output Voltage	Vo1	2.94	3.00	3.06	V	hi-200K32, K2-100K32Keter to below
	VED1	0.00	1.00	1.00	N/	Tigure
Reierence voltage	ALRI	0. 98	1.00	1.02	V .	
Output Gurrent Ability	101	300	-	-	mA	
The Difference between Input voltage and	DV1	70	120	250	mV	VIN1=VOUT1x0.97,
output voltage						10U11=20mA
line Regulation11	DVI i 11	_	4	10	mV	VIN1=4V to10V
	UTL://		, , , , , , , , , , , , , , , , , , ,	10		IOUT1=100mA
line Regulation12	DVI i 12		Λ	10	m\/	VIN1=3.5V to10V
	DVLIIZ		4	10	1/1V	IOUT1=10mA
Load Regulation1	DVLo1	-	10	30	mV	IOUT1=1mA to 100mA
Load Regulation2	DVLo2	-	30	90	mV	IOUT1=1mA to 300mA
Short-Circuit Output Current	los1	-140	-70	-35	mA	VOUT1=0V
Circuit Current	IVIN1	40	80	160	μA	IOUT1=OmA
VOUT1 pin Connect Capacitor	COUT	2.2	-	-	μF	



OPackage Dimensions



VQFP48C (Unit:mm)

OBlock Diagram



OPin Description 番号 端子名 機能 Error Amp inverted input (CH5) 1 INV5 Error Amp output (CH5) 2 FB5 Error Amp inverted input (CH6) 3 INV6 Error Amp output (CH6) 4 FB6 5 Error Amp inverted input (CH7) INV7 Error Amp output (CH7) 6 FB7 Error Amp non-inverted input (CH8) 7 NON8 Error Amp inverted input (CH8) 8 INV8 Error Amp output (CH8) 9 FB8 Error Amp non-inverted input (CH9) 10 NON9 Error Amp inverted input (CH9) 11 INV9 12 Error Amp output (CH9) FB9 FET Driver Output (CH9) 13 VG9 FET Driver Output (CH8) 14 VG8 Power supply for the output circuit (CH6,7,8,9) 15 VIN6789 Power Ground for the output circuit (CH6,7,8,9) 16 PGND6789 FET Driver Output (CH7) 17 VG7 18 VG6 FET Driver Output (CH6) FET Driver Output (CH5) 19 VG5 FET Driver Output (CH4) VG4 20 Power supply for the output circuit (CH2,3,4,5) 21 VIN2345 PGND2345 Power Ground for the output circuit (CH2,3,4,5) 22 23 FET Driver Output (CH3) VG3 FET Driver Output (CH2) 24 VG2 Error Amp output (CH2) 25 FB2 26 INV2 Error Amp inverted input (CH2) Error Amp output (CH3) 27 FB3 INV3 Error Amp inverted input (CH3) 28 SW for CH2~9, Hi: Operating 29 STB Ground 30 GND Error Amp output (CH4) 31 FB4 Error Amp inverted input (CH4) 32 INV4 33 STB5 SW for CH5, Hi: Operating SW for CH6, Hi: Operating 34 STB6 SW for CH1, Hi: Operating 35 STB1 Series Regulator Output 36 VOUT1 Power supply for Series Regulator 37 VIN1 Amp inverted input 38 FB1 Non-Connected pin N. C. 39 A capacitor is placed to set up the delay time of the SCP 40 SCP Soft start/This pin connects to a capacitor to 41 SOFT set up the start-up time Reference Voltage Output pin 42 VREF Power supply for DC/DC VCC 43 A capacitor is to set up the triangular-wave frequency 44 СТ

A resistor is to set up the triangular-wave frequency

Dead time control pin for CH7.And this pin connects to a

Dead time control pin for CH5

Dead time control pin for CH6

capacitor to set up the start-up time.

3/4

45

46

47

48

RT

DTC5

DTC6

DTC7



OOperation Notes

1) Absolute maximum ratings

Use of the IC in excess of absolute maximum ratings such as the applied voltage or operating temperature range may result in IC deterioration or damage. Assumptions should not be made regarding the state of the IC (short mode or open mode) when such damage is suffered. A physical safety measure such as a fuse should be implemented when use of the IC in a special mode where the absolute maximum ratings may be exceeded is anticipated.

2) GND potential

Ensure a minimum GND pin potential in all operating conditions. In addition, ensure that no pins other than the GND pin carry a voltage lower than or equal to the GND pin, including during actual transient phenomena. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

4) Inter-pin shorts and mounting errors Use caution when orienting and positioning the IC for mounting on printed circuit boards. Improper mounting may result in damage to the IC. Shorts

between output pins or between output pins and the power supply and GND pin caused by the presence of a foreign object may result in damage to the IC 5) Operation in a strong electromagnetic field

- Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction. 6) Thermal shutdown circuit (TSD circuit)

This IC incorporates a built-in thermal shutdown circuit (TSD circuit). The TSD circuit is designed only to shut the IC off to prevent runaway thermal operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of the thermal shutdown circuit is assumed.

7) Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge storing the IC of the process or step. Ground the IC during a ssembly steps as an antistatic measure, and use similar caution when transporting or storing the IC. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. 8) Common impedance

- Power supply and ground wiring should reflect consideration of the need to lower common impedance and minimize ripple as much as possible (by making wiring as short and thick as possible or rejecting ripple by incorporating inductance and capacitance). Applications with modes that reverse VCC and pin potentials may cause damage to internal IC circuits.
- 9) For example, such damage might occur when VCC is shorted with the GND pin while an external capacitor is charged. It is recommended to insert a diode for preventing back current flow in series with VCC or bypass diodes between VCC and each pin.



10) Timing resistor

Timing resistor connected between RT and GND, has to be placed near RT terminal (45pin). With the connection must be as short as possible.

11) IC pin input

This monolithic IC contains P+ isolation and PCB layers between adjacent elements in order to keep them isolated.

P/N junctions are formed at the intersection of these P layers with the N layers of other elements to create a variety of parasitic elements. For example, when a resistor and transistor are connected to pins as shown in follow chart,

O the P/N junction functions as a parasitic diode when GND > (Pin A) for the resistor or GND > (Pin B) for the transistor (NPN). Similarly, when GND > (Pin B) for the transistor (NPN), the parasitic diode described above combines with the N layer of other adjacent elements to operate as a parasitic NPN transistor.

The formation of parasitic elements as a result of the relationships of the potentials of different pins is an inevitable result of the IC's architecture. The operation of parasitic elements can cause interference with circuit operation as well as IC malfunction and damage. For these reasons, it is necessary to use caution so that the IC is not used in a way that will trigger the operation of parasitic elements, such as by the application of voltages lower than the GND (PCB) voltage to input and output pins.



	Notes
N c	lo copying or reproduction of this document, in part or in whole, is permitted without the onsent of ROHM Co.,Ltd.
Т	he content specified herein is subject to change for improvement without notice.
T "I W	he content specified herein is for the purpose of introducing ROHM's products (hereinafter Products"). If you wish to use any such Product, please be sure to refer to the specifications, hich can be obtained from ROHM upon request.
E ill b	examples of application circuits, circuit constants and any other information contained herein lustrate the standard usage and operations of the Products. The peripheral conditions must e taken into account when designing circuits for mass production.
G H ir	areat care was taken in ensuring the accuracy of the information specified in this document. lowever, should you incur any damage arising from any inaccuracy or misprint of such nformation, ROHM shall bear no responsibility for such damage.
T ir o u	he technical information specified herein is intended only to show the typical functions of and xamples of application circuits for the Products. ROHM does not grant you, explicitly or nplicitly, any license to use or exercise intellectual property or other rights held by ROHM and ther parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the se of such technical information.
T e n	he Products specified in this document are intended to be used with general-use electronic quipment or devices (such as audio visual equipment, office-automation equipment, commu- ication devices, electronic appliances and amusement devices).
Т	he Products specified in this document are not designed to be radiation tolerant.
V P	While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.
P a fa s	Please be sure to implement in your equipment using the Products safety measures to guard gainst the possibility of physical injury, fire or any other damage caused in the event of the ailure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM hall bear no responsibility whatsoever for your use of any Product outside of the prescribed cope or not in accordance with the instruction manual.
T s; m ir c o s	he Products are not designed or manufactured to be used with any equipment, device or ystem which requires an extremely high level of reliability the failure or malfunction of which hay result in a direct threat to human life or create a risk of human injury (such as a medical hstrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel- ontroller or other safety device). ROHM shall bear no responsibility in any way for use of any f the Products for the above special purposes. If a Product is intended to be used for any uch special purpose, please contact a ROHM sales representative before purchasing.
lf b o	you intend to export or ship overseas any Product or technology specified herein that may e controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to btain a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/