



# Kinetis K22F 512KB Flash 80-Pin WLCSP

## 120 MHz ARM® Cortex®-M4 Based Microcontroller with FPU

The Kinetis K22 product family members are optimized for space-constrained, cost-sensitive applications requiring lowpower, USB connectivity, and processing efficiency with a floating point unit. These devices share the comprehensive enablement and scalability of the Kinetis family.

This product offers:

- Run power consumption down to 156  $\mu$ A/MHz and static power consumption down to 3.8  $\mu$ A, full state retention and 6  $\mu$ s wakeup. Lowest static mode down to 140 nA.
- USB LS/FS OTG 2.0 with embedded 3.3 V, 120 mA LDO voltage regulator. USB FS device crystal-less functionality.

MK22FN512CAP12R  
MK22FN256CAP12R  
MK22FN512CBP12R



80 WLCSP (AP) 80 WLCSP (BP)  
4.13 x 3.56 x 0.564 mm 4.13 x 3.56 x 0.321 mm  
Pitch 0.4 mm Pitch 0.4 mm

### Performance

- 120 MHz ARM® Cortex®-M4 core with DSP instructions delivering 1.25 Dhystone MIPS per MHz

### Memories and memory interfaces

- 512 or 256 KB of embedded flash, and 128 KB of RAM
- FlexBus external bus interface
- Serial programming interface (EzPort)
- Preprogrammed Kinetis flashloader for one-time, in-system factory programming

### System peripherals

- Flexible low-power modes, multiple wake up sources
- 16-channel DMA controller
- Independent external and software watchdog monitor

### Clocks

- Two crystal oscillators: 32 kHz (RTC) and 32-40 kHz or 3-32 MHz
- Three internal oscillators: 32 kHz, 4 MHz, and 48 MHz
- Multi-purpose clock generator with PLL and FLL

### Security and integrity modules

- Hardware CRC module
- 128-bit unique identification (ID) number per chip
- Hardware random-number generator
- Flash access control to protect proprietary software

### Human-machine interface

- 52 general-purpose I/O (GPIO)

### Analog modules

- Two 16-bit SAR ADCs (1.2 MS/s in 12bit mode)
- Up to two 12-bit DACs
- Two analog comparators (CMP) with 6-bit DAC
- Accurate internal voltage reference

### Communication interfaces

- USB LS/FS OTG 2.0 with on-chip transceiver and USB LDO voltage regulator
- USB full-speed device crystal-less operation
- Two SPI modules
- Three UART modules and one low-power UART
- Two I2C: Support for up to 1 Mbps operation
- I2S module

### Timers

- Two 8-ch general-purpose/PWM timers
- Two 2-ch general-purpose timers with quadrature decoder functionality
- Periodic interrupt timers
- 16-bit low-power timer
- Real-time clock with independent power domain
- Programmable delay block

### Operating Characteristics

- Voltage range (including flash writes): 1.71 to 3.6 V
- Temperature range (ambient): -40 to 85°C

### Ordering Information

| Part Number     | Memory     |           | Maximum number of I/Os |
|-----------------|------------|-----------|------------------------|
|                 | Flash (KB) | SRAM (KB) |                        |
| MK22FN512CAP12R | 512        | 128       | 52                     |
| MK22FN256CAP12R | 256        | 128       | 52                     |
| MK22FN512CBP12R | 512        | 128       | 52                     |

### Device Revision Number


| Device Mask Set Number | SIM_SDID[REVID] | JTAG ID Register[PRN] |
|------------------------|-----------------|-----------------------|
| ON50M                  | 0001            | 0001                  |

### Related Resources

| Type             | Description   | Document   |
|------------------|---|--|
| Selector Guide   | The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector   | <a href="#">KINETISKMCUSELGD</a>   |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.  | <a href="#">K22P121M120SF7RM</a>   |
| Data Sheet       | The Data Sheet is this document. It includes electrical characteristics and signal connections.   | <a href="#">K22P80M120SF7</a>  |
| Chip Errata      | The chip mask set Errata provides additional or corrective information for a particular device mask set.  | <a href="#">KINETIS_K_xN50M<sup>1</sup></a>  |
| Package drawing  | Package dimensions are provided by part number: <ul style="list-style-type: none"> <li>• MK22FN512CAP12R</li> <li>• MK22FN256CAP12R</li> <li>• MK22FN512CBP12R</li> </ul> | Package drawing: <ul style="list-style-type: none"> <li>• <a href="#">98ASA00710D</a></li> <li>• <a href="#">98ASA00710D</a></li> <li>• <a href="#">98ASA00820D</a></li> </ul> |

1. To find the associated resource, go to [nxp.com](#) and perform a search using this term with the x replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.



**Figure 1. Functional block diagram**

# Table of Contents

|   |    |  |    |
|---|----|--|----|
| 1 Ratings.....  | 5  | 3.6 Analog.....  | 36 |
| 1.1 Thermal handling ratings.....                       | 5  | 3.6.1 ADC electrical specifications.....                           | 37 |
| 1.2 Moisture handling ratings.....                      | 5  | 3.6.2 CMP and 6-bit DAC electrical specifications.....             | 41 |
| 1.3 ESD handling ratings.....                           | 5  | 3.6.3 12-bit DAC electrical characteristics.....                   | 43 |
| 1.4 Voltage and current operating ratings.....          | 5  | 3.6.4 Voltage reference electrical specifications.....             | 46 |
| 2 General.....  | 6  | 3.7 Timers.....  | 47 |
| 2.1 AC electrical characteristics.....                  | 6  | 3.8 Communication interfaces.....                                  | 47 |
| 2.2 Nonswitching electrical specifications.....         | 6  | 3.8.1 USB electrical specifications.....                           | 48 |
| 2.2.1 Voltage and current operating requirements.....   | 6  | 3.8.2 USB VREG electrical specifications.....                      | 48 |
| 2.2.2 LVD and POR operating requirements.....           | 7  | 3.8.3 DSPI switching specifications (limited voltage range).....   | 49 |
| 2.2.3 Voltage and current operating behaviors.....      | 8  | 3.8.4 DSPI switching specifications (full voltage range).....      | 51 |
| 2.2.4 Power mode transition operating behaviors.....    | 9  | 3.8.5 Inter-Integrated Circuit Interface (I2C) timing.....         | 52 |
| 2.2.5 Power consumption operating behaviors.....        | 10 | 3.8.6 UART switching specifications.....                           | 54 |
| 2.2.6 EMC radiated emissions operating behaviors.....   | 17 | 3.8.7 I2S/SAI switching specifications.....                        | 54 |
| 2.2.7 Designing with radiated emissions in mind.....    | 18 | 4 Dimensions.....  | 60 |
| 2.2.8 Capacitance attributes.....                       | 18 | 4.1 Obtaining package dimensions.....                              | 60 |
| 2.3 Switching specifications.....                       | 18 | 5 Pinout.....  | 61 |
| 2.3.1 Device clock specifications.....                  | 18 | 5.1 K22F Signal Multiplexing and Pin Assignments.....              | 61 |
| 2.3.2 General switching specifications.....             | 19 | 5.2 Recommended connection for unused analog and digital pins..... | 64 |
| 2.4 Thermal specifications.....                         | 20 | 5.3 K22 Pinouts.....   | 65 |
| 2.4.1 Thermal operating requirements.....               | 20 | 6 Part identification.....   | 66 |
| 2.4.2 Thermal attributes.....                           | 20 | 6.1 Description.....   | 66 |
| 3 Peripheral operating requirements and behaviors.....  | 21 | 6.2 Format.....  | 66 |
| 3.1 Core modules.....                                   | 21 | 6.3 Fields.....  | 66 |
| 3.1.1 SWD electrics .....                               | 21 | 6.4 Example.....   | 67 |
| 3.1.2 JTAG electrics.....                               | 22 | 6.5 80-pin WLCSP part marking.....                                 | 67 |
| 3.2 System modules.....                                 | 25 | 7 Terminology and guidelines.....                                  | 68 |
| 3.3 Clock modules.....                                  | 25 | 7.1 Definitions.....   | 68 |
| 3.3.1 MCG specifications.....                           | 25 | 7.2 Examples.....  | 68 |
| 3.3.2 IRC48M specifications.....                        | 27 | 7.3 Typical-value conditions.....                                  | 69 |
| 3.3.3 Oscillator electrical specifications.....         | 28 | 7.4 Relationship between ratings and operating requirements.....   | 69 |
| 3.3.4 32 kHz oscillator electrical characteristics..... | 30 | 7.5 Guidelines for ratings and operating requirements.....         | 70 |
| 3.4 Memories and memory interfaces.....                 | 31 | 8 Revision History.....  | 70 |
| 3.4.1 Flash electrical specifications.....              | 31 |  |    |
| 3.4.2 EzPort switching specifications.....              | 33 |  |    |
| 3.4.3 Flexbus switching specifications.....             | 33 |  |    |
| 3.5 Security and integrity modules.....                 | 36 |  |    |

# 1 Ratings

## 1.1 Thermal handling ratings

| Symbol    | Description                   | Min. | Max. | Unit | Notes             |
|-----------|-------------------------------|------|------|------|-------------------|
| $T_{STG}$ | Storage temperature           | -55  | 150  | °C   | <a href="#">1</a> |
| $T_{SDR}$ | Solder temperature, lead-free | —    | 260  | °C   | <a href="#">2</a> |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes             |
|--------|----------------------------|------|------|------|-------------------|
| MSL    | Moisture sensitivity level | —    | 1    | —    | <a href="#">1</a> |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

| Symbol    | Description   | Min.  | Max.  | Unit | Notes             |
|-----------|---|-------|-------|------|-------------------|
| $V_{HBM}$ | Electrostatic discharge voltage, human body model     | -2000 | +2000 | V    | <a href="#">1</a> |
| $V_{CDM}$ | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | <a href="#">2</a> |
| $I_{LAT}$ | Latch-up current at ambient temperature of 105°C      | -100  | +100  | mA   | <a href="#">3</a> |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 1.4 Voltage and current operating ratings


| Symbol         | Description  | Min.           | Max.           | Unit |
|----------------|--|----------------|----------------|------|
| $V_{DD}$       | Digital supply voltage   | -0.3           | 3.8            | V    |
| $I_{DD}$       | Digital supply current   | —              | 169            | mA   |
| $V_{DIO}$      | Digital input voltage  | -0.3           | $V_{DD} + 0.3$ | V    |
| $V_{AIO}$      | Analog <sup>1</sup>  | -0.3           | $V_{DD} + 0.3$ | V    |
| $I_D$          | Maximum current single pin limit (applies to all digital pins) | -25            | 25             | mA   |
| $V_{DDA}$      | Analog supply voltage  | $V_{DD} - 0.3$ | $V_{DD} + 0.3$ | V    |
| $V_{USB0\_DP}$ | USB0_DP input voltage  | -0.3           | 3.63           | V    |
| $V_{USB0\_DM}$ | USB0_DM input voltage  | -0.3           | 3.63           | V    |
| VREGIN         | USB regulator input  | -0.3           | 6.0            | V    |
| $V_{BAT}$      | RTC battery supply voltage                                     | -0.3           | 3.8            | V    |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



**Figure 2. Input signal measurement reference**

### 2.2 Nonswitching electrical specifications

## 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

| Symbol             | Description   | Min.  | Max.  | Unit   | Notes |
|--------------------|---|---|---|--------|-------|
| $V_{DD}$           | Supply voltage  | 1.71  | 3.6   | V      |       |
| $V_{DDA}$          | Analog supply voltage   | 1.71  | 3.6   | V      |       |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage  | -0.1  | 0.1   | V      |       |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage  | -0.1  | 0.1   | V      |       |
| $V_{BAT}$          | RTC battery supply voltage  | 1.71  | 3.6   | V      |       |
| $V_{IH}$           | Input high voltage  | $0.7 \times V_{DD}$<br>$0.75 \times V_{DD}$ | —<br>—                                      | V<br>V |       |
|                    | • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$<br>• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$  |   |   |        |       |
| $V_{IL}$           | Input low voltage   | —<br>—                                      | $0.35 \times V_{DD}$<br>$0.3 \times V_{DD}$ | V<br>V |       |
|                    | • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$<br>• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$  |   |   |        |       |
| $V_{HYS}$          | Input hysteresis  | $0.06 \times V_{DD}$                        | —   | V      |       |
| $I_{ICIO}$         | Analog and I/O pin DC injection current — single pin  | -3  | —   | mA     | 1     |
|                    | • $V_{IN} < V_{SS} - 0.3\text{V}$ (Negative current injection)  |   |   |        |       |
| $I_{ICcont}$       | Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins | -25   | —   | mA     |       |
|                    | • Negative current injection  |   |   |        |       |
| $V_{ODPU}$         | Open drain pullup voltage level   | $V_{DD}$                                    | $V_{DD}$                                    | V      | 2     |
| $V_{RAM}$          | $V_{DD}$ voltage required to retain RAM   | 1.2   | —   | V      |       |
| $V_{RFVBAT}$       | $V_{BAT}$ voltage required to retain the VBAT register file   | $V_{POR\_VBAT}$                             | —   | V      |       |

- All analog and I/O pins are internally clamped to  $V_{SS}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{IO\_MIN}$  or greater than  $V_{IO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R = (V_{IO\_MIN} - V_{IN}) / |I_{ICIO}|$ .
- Open drain outputs must be pulled to  $V_{DD}$ .

## 2.2.2 LVD and POR operating requirements

Table 2.  $V_{DD}$  supply LVD and POR operating requirements

| Symbol      | Description   | Min. | Typ. | Max. | Unit | Notes |
|-------------|---|------|------|------|------|-------|
| $V_{POR}$   | Falling $V_{DD}$ POR detect voltage                         | 0.8  | 1.1  | 1.5  | V    |       |
| $V_{LVDH}$  | Falling low-voltage detect threshold — high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V    |       |
| $V_{LVW1H}$ | Low-voltage warning thresholds — high range                 | 2.62 | 2.70 | 2.78 | V    | 1     |
|             | • Level 1 falling (LVWV=00)                                 |      |      |      |      |       |

Table continues on the next page...

**Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)**

| Symbol             | Description  | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| V <sub>LVW2H</sub> | • Level 2 falling (LVWV=01)                                | 2.72 | 2.80 | 2.88 | V    |       |
| V <sub>LVW3H</sub> | • Level 3 falling (LVWV=10)                                | 2.82 | 2.90 | 2.98 | V    |       |
| V <sub>LVW4H</sub> | • Level 4 falling (LVWV=11)                                | 2.92 | 3.00 | 3.08 | V    |       |
| V <sub>HYSH</sub>  | Low-voltage inhibit reset/recover hysteresis — high range  | —    | 80   | —    | mV   |       |
| V <sub>LVDL</sub>  | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V    |       |
|                    | Low-voltage warning thresholds — low range                 |      |      |      |      | 1     |
| V <sub>LVW1L</sub> | • Level 1 falling (LVWV=00)                                | 1.74 | 1.80 | 1.86 | V    |       |
| V <sub>LVW2L</sub> | • Level 2 falling (LVWV=01)                                | 1.84 | 1.90 | 1.96 | V    |       |
| V <sub>LVW3L</sub> | • Level 3 falling (LVWV=10)                                | 1.94 | 2.00 | 2.06 | V    |       |
| V <sub>LVW4L</sub> | • Level 4 falling (LVWV=11)                                | 2.04 | 2.10 | 2.16 | V    |       |
| V <sub>HYSL</sub>  | Low-voltage inhibit reset/recover hysteresis — low range   | —    | 60   | —    | mV   |       |
| V <sub>BG</sub>    | Bandgap voltage reference                                  | 0.97 | 1.00 | 1.03 | V    |       |
| t <sub>LPO</sub>   | Internal low power oscillator period — factory trimmed     | 900  | 1000 | 1100 | μs   |       |

1. Rising threshold is the sum of falling threshold and hysteresis voltage

**Table 3. VBAT power operating requirements**

| Symbol                | Description                            | Min. | Typ. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| V <sub>POR_VBAT</sub> | Falling VBAT supply POR detect voltage | 0.8  | 1.1  | 1.5  | V    |       |

## 2.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**

| Symbol           | Description  | Min.   | Typ.   | Max.   | Unit   | Notes |
|------------------|--|--|--------|--------|--------|-------|
| V <sub>OH</sub>  | Output high voltage — Normal drive pad except RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -5 mA<br>1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -2.5 mA | V <sub>DD</sub> – 0.5<br>V <sub>DD</sub> – 0.5 | —<br>— | —<br>— | V<br>V | 1     |
| V <sub>OH</sub>  | Output high voltage — High drive pad except RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OH</sub> = -20 mA<br>1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -10 mA   | V <sub>DD</sub> – 0.5<br>V <sub>DD</sub> – 0.5 | —<br>— | —<br>— | V<br>V | 1     |
| I <sub>OHT</sub> | Output high current total for all ports  | —  | —      | 100    | mA     |       |

Table continues on the next page...

**Table 4. Voltage and current operating behaviors (continued)**

| <b>Symbol</b>    | <b>Description</b>  | <b>Min.</b> | <b>Typ.</b>    | <b>Max.</b> | <b>Unit</b> | <b>Notes</b> |
|------------------|---|-------------|----------------|-------------|-------------|--------------|
| V <sub>OL</sub>  | Output low voltage — Normal drive pad except RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA<br>1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 2.5 mA | —           | —              | 0.5         | V           | 1            |
| V <sub>OL</sub>  | Output low voltage — High drive pad except RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 20 mA<br>1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 10 mA   | —           | —              | 0.5         | V           | 1            |
| V <sub>OL</sub>  | Output low voltage — RESET_B<br>2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 3 mA<br>1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 1.5 mA                         | —           | —              | 0.5         | V           |              |
| I <sub>OLT</sub> | Output low current total for all ports  | —           | —              | 100         | mA          |              |
| I <sub>IN</sub>  | Input leakage current (per pin) for full temperature range<br>All pins other than high drive port pins<br>High drive port pins  | —           | 0.002<br>0.004 | 0.5<br>0.5  | µA          | 1, 2         |
| I <sub>IN</sub>  | Input leakage current (total all pins) for full temperature range   | —           | —              | 1.0         | µA          | 2            |
| R <sub>PU</sub>  | Internal pullup resistors   | 20          | —              | 50          | kΩ          | 3            |
| R <sub>PD</sub>  | Internal pulldown resistors   | 20          | —              | 50          | kΩ          | 4            |

1. PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.
2. Measured at VDD=3.6V
3. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>
4. Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>DD</sub>

## 2.2.4 Power mode transition operating behaviors

All specifications except t<sub>POR</sub>, and VLLSx→RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 80 MHz
- Bus clock = 40 MHz
- FlexBus clock = 20 MHz
- Flash clock = 20 MHz
- MCG mode: FEI

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description  | Min. | Typ. | Max. | Unit | Notes |
|-----------|--|------|------|------|------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | —    | 300  | μs   | 1     |
|           | • VLLS0 → RUN  | —    | —    | 140  | μs   |       |
|           | • VLLS1 → RUN  | —    | —    | 140  | μs   |       |
|           | • VLLS2 → RUN  | —    | —    | 80   | μs   |       |
|           | • VLLS3 → RUN  | —    | —    | 80   | μs   |       |
|           | • LLS2 → RUN   | —    | —    | 6    | μs   |       |
|           | • LLS3 → RUN   | —    | —    | 6    | μs   |       |
|           | • VLPS → RUN   | —    | —    | 5.7  | μs   |       |
|           | • STOP → RUN   | —    | —    | 5.7  | μs   |       |

1. Normal boot (FTFA\_OPT[LPBOOT]=1)

## 2.2.5 Power consumption operating behaviors

The current parameters in the table below are derived from code executing a while(1) loop from flash, unless otherwise noted.

The IDD typical values represent the statistical mean at 25°C, and the IDD maximum values for RUN, WAIT, VLPR, and VLPW represent data collected at 125°C junction temperature unless otherwise noted. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

**Table 6. Power consumption operating behaviors**

| Symbol          | Description  | Min. | Typ. | Max.     | Unit | Notes |
|-----------------|--|------|------|----------|------|-------|
| $I_{DDA}$       | Analog supply current  | —    | —    | See note | mA   | 1     |
| $I_{DD\_HSRUN}$ | High Speed Run mode current - all peripheral clocks disabled, CoreMark benchmark code executing from flash |      |      |          |      |       |

*Table continues on the next page...*

**Table 6. Power consumption operating behaviors (continued)**

| <b>Symbol</b>         | <b>Description</b>  | <b>Min.</b> | <b>Typ.</b>                  | <b>Max.</b>                      | <b>Unit</b>          | <b>Notes</b>            |
|-----------------------|---|-------------|------------------------------|----------------------------------|----------------------|-------------------------|
|                       | @ 1.8V<br>@ 3.0V  | —<br>—      | 28.0<br>28.0                 | 29.33<br>29.33                   | mA<br>mA             | <a href="#">2, 3, 4</a> |
| I <sub>DD_HSRUN</sub> | High Speed Run mode current - all peripheral clocks disabled, code executing from flash<br>@ 1.8V<br>@ 3.0V                         |             | 25.6<br>25.7                 | 26.93<br>27.03                   | mA<br>mA             | <a href="#">2</a>       |
| I <sub>DD_HSRUN</sub> | High Speed Run mode current — all peripheral clocks enabled, code executing from flash<br>@ 1.8V<br>@ 3.0V                          |             | 35.5<br>35.6                 | 36.83<br>36.93                   | mA<br>mA             | <a href="#">5</a>       |
| I <sub>DD_RUN</sub>   | Run mode current in Compute operation — CoreMark benchmark code executing from flash<br>@ 1.8V<br>@ 3.0V                            |             | 17.5<br>17.5                 | 18.83<br>18.83                   | mA<br>mA             | <a href="#">3, 4, 6</a> |
| I <sub>DD_RUN</sub>   | Run mode current in Compute operation — code executing from flash<br>@ 1.8V<br>@ 3.0V   |             | 15.10<br>15.10               | 17.10<br>17.33                   | mA<br>mA             | <a href="#">6</a>       |
| I <sub>DD_RUN</sub>   | Run mode current — all peripheral clocks disabled, code executing from flash<br>@ 1.8V<br>@ 3.0V                                    |             | 16.6<br>16.8                 | 17.93<br>18.13                   | mA<br>mA             | <a href="#">7</a>       |
| I <sub>DD_RUN</sub>   | Run mode current — all peripheral clocks enabled, code executing from flash<br>@ 1.8V<br>@ 3.0V<br>• @ 25°C<br>• @ 70°C<br>• @ 85°C |             | 22.8<br>22.9<br>23.1<br>23.5 | 24.13<br>24.23<br>24.43<br>24.83 | mA<br>mA<br>mA<br>mA | <a href="#">8</a>       |
| I <sub>DD_RUN</sub>   | Run mode current — Compute operation, code executing from flash<br>@ 1.8V<br>@ 3.0V<br>• @ 25°C<br>• @ 70°C<br>• @ 85°C             |             | 15.1<br>15.1<br>15.4<br>15.6 | 16.43<br>16.43<br>16.73<br>16.93 | mA<br>mA<br>mA<br>mA | <a href="#">9</a>       |
| I <sub>DD_WAIT</sub>  | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled  | —           | 9.3                          | 10.63                            | mA                   | <a href="#">7</a>       |

*Table continues on the next page...*

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description   | Min.        | Typ.                 | Max.                     | Unit           | Notes    |
|-----------------------|---|-------------|----------------------|--------------------------|----------------|----------|
| I <sub>DD_WAIT</sub>  | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled   | —           | 5.4                  | 6.73                     | mA             | 10       |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash<br>@ 1.8V<br>@ 3.0V | —<br>—      | 0.88<br>0.89         | 1.02<br>1.03             | mA<br>mA       | 3, 4, 11 |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current in Compute operation, code executing from flash<br>@ 1.8V<br>@ 3.0V                     | —<br>—      | 0.62<br>0.63         | 0.77<br>0.77             | mA<br>mA       | 11       |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled   | —           | 0.76                 | 0.90                     | mA             | 12       |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled  | —           | 1.2                  | 1.34                     | mA             | 13       |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled  | —           | 0.45                 | 0.59                     | mA             | 14       |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C   | —<br>—<br>— | 0.28<br>0.34<br>0.38 | 0.37<br>0.51<br>0.55     | mA<br>mA<br>mA |          |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C  | —<br>—<br>— | 8.7<br>31.1<br>50.3  | 18.10<br>79.55<br>110.15 | μA<br>μA<br>μA |          |
| I <sub>DD_LLS3</sub>  | Low leakage stop mode 3 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C   | —<br>—<br>— | 3.8<br>12.5<br>20.2  | 5.65<br>28.75<br>47.60   | μA<br>μA<br>μA |          |
| I <sub>DD_LLS2</sub>  | Low leakage stop mode 2 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C   | —<br>—<br>— | 3.0<br>7.8<br>12.3   | 4.10<br>16.40<br>30.15   | μA<br>μA<br>μA |          |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                    | —<br>—<br>— | 2.8<br>9.5<br>15.3   | 3.95<br>21.25<br>34.65   | μA<br>μA<br>μA |          |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C                                    | —<br>—<br>— | 1.9<br>4.5<br>6.8    | 2.45<br>8.50<br>12.15    | μA<br>μA<br>μA |          |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| <b>Symbol</b>         | <b>Description</b>  | <b>Min.</b>                    | <b>Typ.</b>                                      | <b>Max.</b>                                     | <b>Unit</b>                          | <b>Notes</b> |
|-----------------------|---|--------------------------------|--|---|--------------------------------------|--------------|
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C  | —                              | 0.73   | 1.42  | µA                                   |              |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C  | —                              | 0.43   | 0.55  | µA                                   |              |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C   | —                              | 0.14   | 0.24  | µA                                   |              |
| I <sub>DD_VBAT</sub>  | Average current with RTC and 32kHz disabled at 3.0 V<br>@ -40°C to 25°C<br>@ 70°C<br>@ 85°C   | —                              | 0.18   | 0.21  | µA                                   |              |
| I <sub>DD_VBAT</sub>  | Average current when CPU is not accessing RTC registers<br>@ 1.8V <ul style="list-style-type: none"><li>• @ -40°C to 25°C</li><li>• @ 70°C</li><li>• @ 85°C</li></ul><br>@ 3.0V <ul style="list-style-type: none"><li>• @ -40°C to 25°C</li><li>• @ 70°C</li><li>• @ 85°C</li></ul> | —<br>—<br>—<br><br>—<br>—<br>— | 0.59<br>1.00<br>1.76<br><br>0.71<br>1.22<br>2.08 | 0.70<br>1.3<br>2.59<br><br>0.84<br>1.59<br>3.06 | µA<br>µA<br>µA<br><br>µA<br>µA<br>µA | 15           |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
3. Cache on and prefetch on, low compiler optimization.
4. Coremark benchmark compiled using IAR 7.2 with optimization level low.
5. 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
6. 80 MHz core and system clock, 40 MHz bus clock, and 26.67 MHz flash clock. MCG configured for PEE mode. Compute operation.
7. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.

## General

8. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
9. 80MHz core and system clock, 40MHz bus clock, and 26.67MHz flash clock. MCG configured for FEI mode. Compute operation.
10. 25MHz core and system clock, 25MHz bus clock, and 25MHz FlexBus and flash clock. MCG configured for FEI mode.
11. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. Compute operation. Code executing from flash.
12. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
13. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
14. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
15. Includes 32kHz oscillator current and RTC operation.

**Table 7. Low power mode peripheral adders—typical value**

| Symbol              | Description  | Temperature (°C) |     |     |     |     |     | Unit |
|---------------------|--|------------------|-----|-----|-----|-----|-----|------|
|                     |  | -40              | 25  | 50  | 70  | 85  | 105 |      |
| $I_{IREFSTEN4MHz}$  | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.   | 56               | 56  | 56  | 56  | 56  | 56  | µA   |
| $I_{IREFSTEN32KHz}$ | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.   | 52               | 52  | 52  | 52  | 52  | 52  | µA   |
| $I_{EREFSTEN4MHz}$  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.   | 206              | 228 | 237 | 245 | 251 | 258 | uA   |
| $I_{EREFSTEN32KHz}$ | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.  |                  |     |     |     |     |     |      |
|                     | VLLS1  | 440              | 490 | 540 | 560 | 570 | 580 | nA   |
|                     | VLLS3  | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                     | LLS  | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                     | VLPS   | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                     | STOP   | 510              | 560 | 560 | 560 | 610 | 680 |      |
| $I_{48MIRC}$        | 48 MHz internal reference clock  | 350              | 350 | 350 | 350 | 350 | 350 | µA   |
| $I_{CMP}$           | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.  | 22               | 22  | 22  | 22  | 22  | 22  | µA   |
| $I_{RTC}$           | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption. | 432              | 357 | 388 | 475 | 532 | 810 | nA   |

Table continues on the next page...

**Table 7. Low power mode peripheral adders—typical value (continued)**


| Symbol     | Description  | Temperature (°C) |           |           |           |           |           | Unit    |
|------------|--|------------------|-----------|-----------|-----------|-----------|-----------|---------|
|            |  | -40              | 25        | 50        | 70        | 85        | 105       |         |
| $I_{UART}$ | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate.<br>Includes selected clock source power consumption.                 |                  |           |           |           |           |           | $\mu A$ |
|            | MCGIRCLK (4 MHz internal reference clock)<br>>OSCERCLK (4 MHz external crystal)  | 66<br>214        | 66<br>237 | 66<br>246 | 66<br>254 | 66<br>260 | 66<br>268 |         |
| $I_{BG}$   | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.   | 45               | 45        | 45        | 45        | 45        | 45        | $\mu A$ |
| $I_{ADC}$  | ADC peripheral adder combining the measured values at $V_{DD}$ and $V_{DDA}$ by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions. | 42               | 42        | 42        | 42        | 42        | 42        | $\mu A$ |

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior


The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz. MCG in PEE mode at frequencies greater than 100 MHz.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA

## General



**Figure 3. Run mode supply current vs. core frequency**



**Figure 4. VLPR mode supply current vs. core frequency**

## 2.2.6 EMC radiated emissions operating behaviors

**Table 8. EMC radiated emissions operating behaviors for 64 LQFP package**

| Parameter | Conditions  | Clocks  | Frequency range  | Level (Typ.) | Unit | Notes   |
|-----------|---|---|------------------|--------------|------|---------|
| $V_{EME}$ | Device configuration, test conditions and EM testing per standard IEC 61967-2.  | FSYS = 120 MHz<br>FBUS = 60 MHz<br>External crystal = 8 MHz | 150 kHz–50 MHz   | 14           | dBuV | 1, 2, 3 |
|           |   |   | 50 MHz–150 MHz   | 23           |      |         |
|           |   |   | 150 MHz–500 MHz  | 23           |      |         |
|           | Supply voltages: <ul style="list-style-type: none"><li>• VREGIN (USB) = 5.0 V</li><li>• VDD = 3.3 V</li></ul> Temp = 25°C |   | 500 MHz–1000 MHz | 9            |      |         |
|           |   |   | IEC level        | L            |      | 4       |

1. Measurements were made per IEC 61967-2 while the device was running typical application code.
2. Measurements were performed on the 64LQFP device, MK22FN512VLH12 .

## General

3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
4. IEC Level Maximums: M  $\leq$  18dBmV, L  $\leq$  24dBmV, K  $\leq$  30dBmV, I  $\leq$  36dBmV, H  $\leq$  42dBmV .

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- Go to [nxp.com](http://nxp.com)
- Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

Table 9. Capacitance attributes

| Symbol      | Description                     | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| $C_{IN\_A}$ | Input capacitance: analog pins  | —    | 7    | pF   |
| $C_{IN\_D}$ | Input capacitance: digital pins | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Device clock specifications

Table 10. Device clock specifications

| Symbol   | Description  | Min. | Max.  | Unit | Notes |
|--|--|------|-------|------|-------|
| High Speed run mode  |  |      |       |      |       |
| $f_{SYS}$  | System and core clock                                  | —    | 120   | MHz  |       |
| $f_{BUS}$  | Bus clock  | —    | 60    | MHz  |       |
| Normal run mode (and High Speed run mode unless otherwise specified above) |  |      |       |      |       |
| $f_{SYS}$  | System and core clock                                  | —    | 80    | MHz  |       |
| $f_{SYS\_USB}$   | System and core clock when Full Speed USB in operation | 20   | —     | MHz  |       |
| $f_{BUS}$  | Bus clock  | —    | 50    | MHz  |       |
| $FB\_CLK$  | FlexBus clock  | —    | 30    | MHz  |       |
| $f_{FLASH}$  | Flash clock  | —    | 26.67 | MHz  |       |
| $f_{LPTMR}$  | LPTMR clock  | —    | 25    | MHz  |       |
| VLPR mode <sup>1</sup>   |  |      |       |      |       |

Table continues on the next page...

**Table 10. Device clock specifications (continued)**

| Symbol             | Description                    | Min. | Max. | Unit | Notes |
|--------------------|--------------------------------|------|------|------|-------|
| $f_{SYS}$          | System and core clock          | —    | 4    | MHz  |       |
| $f_{BUS}$          | Bus clock                      | —    | 4    | MHz  |       |
| $FB\_CLK$          | FlexBus clock                  | —    | 4    | MHz  |       |
| $f_{FLASH}$        | Flash clock                    | —    | 1    | MHz  |       |
| $f_{ERCLK}$        | External reference clock       | —    | 16   | MHz  |       |
| $f_{LPTMR\_pin}$   | LPTMR clock                    | —    | 25   | MHz  |       |
| $f_{LPTMR\_ERCLK}$ | LPTMR external reference clock | —    | 16   | MHz  |       |
| $f_{I2S\_MCLK}$    | I2S master clock               | —    | 12.5 | MHz  |       |
| $f_{I2S\_BCLK}$    | I2S bit clock                  | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

**Table 11. General switching specifications**

| Symbol | Description   | Min.                  | Max.                | Unit                 | Notes                                 |
|--------|---|-----------------------|---------------------|----------------------|---------------------------------------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path  | 1.5                   | —                   | Bus clock cycles     | <a href="#">1</a> , <a href="#">2</a> |
|        | External RESET and NMI pin interrupt pulse width — Asynchronous path  | 100                   | —                   | ns                   | <a href="#">3</a>                     |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path  | 50                    | —                   | ns                   | <a href="#">4</a>                     |
|        | Mode select ( $EZP\_CS$ ) hold time after reset deassertion   | 2                     | —                   | Bus clock cycles     |                                       |
|        | Port rise and fall time <ul style="list-style-type: none"> <li>• Slew disabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> <li>• Slew enabled <ul style="list-style-type: none"> <li>• <math>1.71 \leq V_{DD} \leq 2.7V</math></li> <li>• <math>2.7 \leq V_{DD} \leq 3.6V</math></li> </ul> </li> </ul> | —<br>—<br>—<br>—<br>— | 10<br>5<br>30<br>16 | ns<br>ns<br>ns<br>ns | <a href="#">5</a>                     |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

## General

2. The greater of synchronous and asynchronous timing must be met.
3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
5. 25 pF load

## 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 12. Thermal operating requirements

| Symbol         | Description              | Min. | Max. | Unit | Notes |
|----------------|--------------------------|------|------|------|-------|
| T <sub>J</sub> | Die junction temperature | -40  | 95   | °C   |       |
| T <sub>A</sub> | Ambient temperature      | -40  | 85   | °C   | 1     |

1. Maximum T<sub>A</sub> can be exceeded only if the user ensures that T<sub>J</sub> does not exceed maximum T<sub>J</sub>. The simplest method to determine T<sub>J</sub> is: T<sub>J</sub> = T<sub>A</sub> + R<sub>θJA</sub> × chip power dissipation.

### 2.4.2 Thermal attributes

| Board type        | Symbol            | Description   | 80 WLCSP (AP) | 80 WLCSP (BP) | Unit | Notes |
|-------------------|-------------------|---|---------------|---------------|------|-------|
| Single-layer (1s) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 49.0          | 102.4         | °C/W | 1     |
| Four-layer (2s2p) | R <sub>θJA</sub>  | Thermal resistance, junction to ambient (natural convection)                                    | 36.6          | 47.3          | °C/W | 2     |
| Single-layer (1s) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 39.3          | 86.4          | °C/W | 3     |
| Four-layer (2s2p) | R <sub>θJMA</sub> | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 32.1          | 42.7          | °C/W | 3     |
| —                 | R <sub>θJB</sub>  | Thermal resistance, junction to board   | 36.8          | 25.7          | °C/W | 4     |
| —                 | R <sub>θJC</sub>  | Thermal resistance, junction to case  | 0.2           | 4.2           | °C/W | 5     |
| —                 | Ψ <sub>JT</sub>   | Thermal characterization parameter, junction to package top outside center (natural convection) | 0.1           | 0.2           | °C/W | 6     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.

2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
3. Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air) with the board horizontal.
4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals

Table 13. SWD full voltage range electricals

| Symbol | Description   | Min. | Max. | Unit |
|--------|---|------|------|------|
|        | Operating voltage                                     | 1.71 | 3.6  | V    |
| S1     | SWD_CLK frequency of operation<br>• Serial wire debug | 0    | 33   | MHz  |
| S2     | SWD_CLK cycle period                                  | 1/S1 | —    | ns   |
| S3     | SWD_CLK clock pulse width<br>• Serial wire debug      | 15   | —    | ns   |
| S4     | SWD_CLK rise and fall times                           | —    | 3    | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise         | 8    | —    | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise       | 1.4  | —    | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid                    | —    | 25   | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                        | 5    | —    | ns   |





Figure 5. Serial wire clock input timing



**Figure 6. Serial wire data timing**

### 3.1.2 JTAG electricals

**Table 14. JTAG limited voltage range electricals**

| Symbol | Description  | Min. | Max. | Unit |
|--------|--|------|------|------|
|        | Operating voltage  | 2.7  | 3.6  | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"><li>• Boundary Scan</li><li>• JTAG and CJTAG</li></ul> | 0    | 10   | MHz  |
| J2     | TCLK cycle period  | 1/J1 | —    | ns   |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"><li>• Boundary Scan</li><li>• JTAG and CJTAG</li></ul>      | 50   | —    | ns   |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"><li>• Boundary Scan</li><li>• JTAG and CJTAG</li></ul>      | 25   | —    | ns   |
| J4     | TCLK rise and fall times   | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise   | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise   | 1    | —    | ns   |
| J7     | TCLK low to boundary scan output data valid  | —    | 25   | ns   |
| J8     | TCLK low to boundary scan output high-Z  | —    | 25   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise  | 8    | —    | ns   |


*Table continues on the next page...*


**Table 14. JTAG limited voltage range electricals (continued)**

| Symbol | Description                                   | Min. | Max. | Unit |
|--------|---|------|------|------|
| J10    | TMS, TDI input data hold time after TCLK rise | 1    | —    | ns   |
| J11    | TCLK low to TDO data valid                    | —    | 19   | ns   |
| J12    | TCLK low to TDO high-Z                        | —    | 19   | ns   |
| J13    | TRST assert time                              | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high       | 8    | —    | ns   |


**Table 15. JTAG full voltage range electricals**

| Symbol | Description   | Min. | Max. | Unit |
|--------|---|------|------|------|
|        | Operating voltage   | 1.71 | 3.6  | V    |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> </ul> | 0    | 10   | MHz  |
| J2     | TCLK cycle period   | 1/J1 | —    | ns   |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> </ul>      | 50   | —    | ns   |
| J3     |   | 33   | —    | ns   |
| J4     | TCLK rise and fall times  | —    | 3    | ns   |
| J5     | Boundary scan input data setup time to TCLK rise  | 20   | —    | ns   |
| J6     | Boundary scan input data hold time after TCLK rise  | 1.4  | —    | ns   |
| J7     | TCLK low to boundary scan output data valid   | —    | 27   | ns   |
| J8     | TCLK low to boundary scan output high-Z   | —    | 27   | ns   |
| J9     | TMS, TDI input data setup time to TCLK rise   | 8    | —    | ns   |
| J10    | TMS, TDI input data hold time after TCLK rise   | 1.4  | —    | ns   |
| J11    | TCLK low to TDO data valid  | —    | 26.2 | ns   |
| J12    | TCLK low to TDO high-Z  | —    | 26.2 | ns   |
| J13    | TRST assert time  | 100  | —    | ns   |
| J14    | TRST setup time (negation) to TCLK high   | 8    | —    | ns   |


**Figure 7. Test clock input timing**



**Figure 8. Boundary scan (JTAG) timing**



**Figure 9. Test Access Port timing**

**Figure 10. TRST timing**

## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

### 3.3.1 MCG specifications

**Table 16. MCG specifications**

| Symbol                   | Description  | Min.  | Typ.      | Max.    | Unit             | Notes |
|--------------------------|--|-------|-----------|---------|------------------|-------|
| $f_{ints\_ft}$           | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C   | —     | 32.768    | —       | kHz              |       |
| $\Delta f_{ints\_t}$     | Total deviation of internal reference frequency (slow clock) over voltage and temperature  | —     | +0.5/-0.7 | ± 2     | %                |       |
| $f_{ints\_t}$            | Internal reference frequency (slow clock) — user trimmed   | 31.25 | —         | 39.0625 | kHz              |       |
| $\Delta f_{dco\_res\_t}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM                       | —     | ± 0.3     | ± 0.6   | % $f_{dco}$      | 1     |
| $\Delta f_{dco\_t}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature   | —     | +0.5/-0.7 | ± 2     | % $f_{dco}$      | 1, 2  |
| $\Delta f_{dco\_t}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C                           | —     | ± 0.3     | ± 1.5   | % $f_{dco}$      | 1     |
| $f_{intf\_ft}$           | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C  | —     | 4         | —       | MHz              |       |
| $\Delta f_{intf\_ft}$    | Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal VDD and 25 °C | —     | +1/-2     | ± 5     | % $f_{intf\_ft}$ |       |
| $f_{intf\_t}$            | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C  | 3     | —         | 5       | MHz              |       |

Table continues on the next page...

**Table 16. MCG specifications (continued)**

| Symbol                | Description   | Min.   | Typ. | Max.    | Unit    | Notes |
|-----------------------|---|--|------|---------|---------|-------|
| $f_{loc\_low}$        | Loss of external clock minimum frequency — RANGE = 00   | $(3/5) \times f_{ints\_t}$                             | —    | —       | kHz     |       |
| $f_{loc\_high}$       | Loss of external clock minimum frequency — RANGE = 01, 10, or 11  | $(16/5) \times f_{ints\_t}$                            | —    | —       | kHz     |       |
| FLL                   |   |  |      |         |         |       |
| $f_{fill\_ref}$       | FLL reference frequency range   | 31.25  | —    | 39.0625 | kHz     |       |
| $f_{dco}$             | DCO output frequency range  | Low range (DRS=00)<br>$640 \times f_{fill\_ref}$       | 20   | 20.97   | 25      | 3, 4  |
|                       |   | Mid range (DRS=01)<br>$1280 \times f_{fill\_ref}$      | 40   | 41.94   | 50      |       |
|                       |   | Mid-high range (DRS=10)<br>$1920 \times f_{fill\_ref}$ | 60   | 62.91   | 75      |       |
|                       |   | High range (DRS=11)<br>$2560 \times f_{fill\_ref}$     | 80   | 83.89   | 100     |       |
| $f_{dco\_t\_DMX3\_2}$ | DCO output frequency  | Low range (DRS=00)<br>$732 \times f_{fill\_ref}$       | —    | 23.99   | —       | 5, 6  |
|                       |   | Mid range (DRS=01)<br>$1464 \times f_{fill\_ref}$      | —    | 47.97   | —       |       |
|                       |   | Mid-high range (DRS=10)<br>$2197 \times f_{fill\_ref}$ | —    | 71.99   | —       |       |
|                       |   | High range (DRS=11)<br>$2929 \times f_{fill\_ref}$     | —    | 95.98   | —       |       |
| $J_{cyc\_fill}$       | FLL period jitter<br>• $f_{VCO} = 48$ MHz<br>• $f_{VCO} = 98$ MHz   | —  | —    | —       | ps      |       |
|                       |   | —  | 180  | —       |         |       |
|                       |   | —  | 150  | —       |         |       |
| $t_{fill\_acquire}$   | FLL target frequency acquisition time   | —  | —    | 1       | ms      | 7     |
| PLL                   |   |  |      |         |         |       |
| $f_{vco}$             | VCO operating frequency   | 48.0   | —    | 120     | MHz     |       |
| $I_{pll}$             | PLL operating current<br>• PLL @ 96 MHz ( $f_{osc\_hi\_1} = 8$ MHz, $f_{pll\_ref} = 2$ MHz, VDIV multiplier = 48) | —  | 1060 | —       | $\mu A$ | 8     |
| $I_{pll}$             | PLL operating current<br>• PLL @ 48 MHz ( $f_{osc\_hi\_1} = 8$ MHz, $f_{pll\_ref} = 2$ MHz, VDIV multiplier = 24) | —  | 600  | —       | $\mu A$ | 8     |
| $f_{pll\_ref}$        | PLL reference frequency range   | 2.0  | —    | 4.0     | MHz     |       |
| $J_{cyc\_pll}$        | PLL period jitter (RMS)<br>• $f_{vco} = 48$ MHz<br>• $f_{vco} = 100$ MHz  | —  | 120  | —       | ps      | 9     |
|                       |   | —  | 75   | —       | ps      |       |
|                       |   | —  | —    | —       | —       |       |
| $J_{acc\_pll}$        | PLL accumulated jitter over 1 $\mu s$ (RMS)   | —  | —    | —       | —       | 9     |

Table continues on the next page...

**Table 16. MCG specifications (continued)**

| <b>Symbol</b>         | <b>Description</b>                            | <b>Min.</b> | <b>Typ.</b> | <b>Max.</b>   | <b>Unit</b> | <b>Notes</b> |
|-----------------------|---|-------------|-------------|---|-------------|--------------|
|                       | • $f_{VCO} = 48$ MHz<br>• $f_{VCO} = 100$ MHz | —           | 1350        | —   | ps          |              |
| —                     | —   | —           | 600         | —   | ps          |              |
| D <sub>lock</sub>     | Lock entry frequency tolerance                | ± 1.49      | —           | ± 2.98  | %           |              |
| D <sub>unl</sub>      | Lock exit frequency tolerance                 | ± 4.47      | —           | ± 5.97  | %           |              |
| t <sub>PLL_lock</sub> | Lock detector detection time                  | —           | —           | $150 \times 10^{-6}$<br>+ 1075(1/<br>$f_{PLL\_ref}$ ) | s           | 10           |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2.  $2.0 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{DCO\_t}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

**Table 17. IRC48M specifications**

| <b>Symbol</b>              | <b>Description</b>  | <b>Min.</b> | <b>Typ.</b> | <b>Max.</b> | <b>Unit</b>          | <b>Notes</b> |
|----------------------------|---|-------------|-------------|-------------|----------------------|--------------|
| V <sub>DD</sub>            | Supply voltage  | 1.71        | —           | 3.6         | V                    |              |
| I <sub>DD48M</sub>         | Supply current  | —           | 400         | 500         | μA                   |              |
| f <sub>irc48m</sub>        | Internal reference frequency  | —           | 48          | —           | MHz                  |              |
| Δf <sub>irc48m.ol.hv</sub> | Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over 0°C to 70°C<br>Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)      | —           | ± 0.2       | ± 0.5       | %f <sub>irc48m</sub> | 1            |
| Δf <sub>irc48m.ol.hv</sub> | Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over full temperature<br>Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1) | —           | ± 0.4       | ± 1.0       | %f <sub>irc48m</sub> | 1            |

Table continues on the next page...

**Table 17. IRC48M specifications (continued)**

| Symbol                      | Description  | Min. | Typ.      | Max.      | Unit           | Notes             |
|-----------------------------|--|------|-----------|-----------|----------------|-------------------|
| $\Delta f_{irc48m\_ol\_lv}$ | Open loop total deviation of IRC48M frequency at low voltage ( $VDD=1.71V-1.89V$ ) over full temperature | —    | —         | —         | % $f_{irc48m}$ | <a href="#">1</a> |
|                             | Regulator disable<br>( $USB\_CLK\_RECOVER\_IRC\_EN[REG\_EN]=0$ )   | —    | $\pm 0.4$ | $\pm 1.0$ | % $f_{irc48m}$ |                   |
|                             | Regulator enable<br>( $USB\_CLK\_RECOVER\_IRC\_EN[REG\_EN]=1$ )  | —    | $\pm 0.5$ | $\pm 1.5$ |                |                   |
| $\Delta f_{irc48m\_cl}$     | Closed loop total deviation of IRC48M frequency over voltage and temperature                             | —    | —         | $\pm 0.1$ | % $f_{host}$   | <a href="#">2</a> |
| $J_{cyc\_irc48m}$           | Period Jitter (RMS)  | —    | 35        | 150       | ps             |                   |
| $t_{irc48mst}$              | Startup time   | —    | 2         | 3         | $\mu s$        | <a href="#">3</a> |

1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean  $\pm 3$  sigma).
2. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function ( $USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1$ ,  $USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1$ ).
3. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
  - $USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1$  or
  - MCG operating in an external clocking mode and  $MCG\_C7[OSCSEL]=10$  or  $MCG\_C5[PLLCLKEN0]=1$ , or
  - $SIM\_SOPT2[PLLFLSEL]=11$

### 3.3.3 Oscillator electrical specifications

#### 3.3.3.1 Oscillator DC electrical specifications

**Table 18. Oscillator DC electrical specifications**

| Symbol      | Description  | Min. | Typ. | Max. | Unit    | Notes             |
|-------------|--|------|------|------|---------|-------------------|
| $V_{DD}$    | Supply voltage   | 1.71 | —    | 3.6  | V       |                   |
| $I_{DDOSC}$ | Supply current — low-power mode ( $HGO=0$ ) <ul style="list-style-type: none"> <li>• 32 kHz</li> <li>• 4 MHz</li> <li>• 8 MHz (<math>RANGE=01</math>)</li> <li>• 16 MHz</li> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul> | —    | 500  | —    | nA      | <a href="#">1</a> |
|             |  | —    | 200  | —    | $\mu A$ |                   |
|             |  | —    | 300  | —    | $\mu A$ |                   |
|             |  | —    | 950  | —    | $\mu A$ |                   |
|             |  | —    | 1.2  | —    | mA      |                   |
|             |  | —    | 1.5  | —    | mA      |                   |
| $I_{DDOSC}$ | Supply current — high-gain mode ( $HGO=1$ ) <ul style="list-style-type: none"> <li>• 32 kHz</li> </ul>   | —    | 25   | —    | $\mu A$ | <a href="#">1</a> |
|             |  | —    | 400  | —    | $\mu A$ |                   |

Table continues on the next page...

**Table 18. Oscillator DC electrical specifications (continued)**

| <b>Symbol</b> | <b>Description</b>  | <b>Min.</b> | <b>Typ.</b> | <b>Max.</b> | <b>Unit</b> | <b>Notes</b>         |
|---------------|---|-------------|-------------|-------------|-------------|----------------------|
|               | <ul style="list-style-type: none"> <li>• 4 MHz</li> <li>• 8 MHz (RANGE=01)</li> <li>• 16 MHz</li> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul> | —           | 500         | —           | µA          |                      |
| $C_x$         | EXTAL load capacitance  | —           | —           | —           |             | <a href="#">2, 3</a> |
| $C_y$         | XTAL load capacitance   | —           | —           | —           |             | <a href="#">2, 3</a> |
| $R_F$         | Feedback resistor — low-frequency, low-power mode (HGO=0)   | —           | —           | —           | MΩ          | <a href="#">2, 4</a> |
|               | Feedback resistor — low-frequency, high-gain mode (HGO=1)   | —           | 10          | —           | MΩ          |                      |
|               | Feedback resistor — high-frequency, low-power mode (HGO=0)  | —           | —           | —           | MΩ          |                      |
|               | Feedback resistor — high-frequency, high-gain mode (HGO=1)  | —           | 1           | —           | MΩ          |                      |
| $R_S$         | Series resistor — low-frequency, low-power mode (HGO=0)   | —           | —           | —           | kΩ          |                      |
|               | Series resistor — low-frequency, high-gain mode (HGO=1)   | —           | 200         | —           | kΩ          |                      |
|               | Series resistor — high-frequency, low-power mode (HGO=0)  | —           | —           | —           | kΩ          |                      |
|               | Series resistor — high-frequency, high-gain mode (HGO=1)  | —           | 0           | —           | kΩ          |                      |
| $V_{pp}^5$    | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)   | —           | 0.6         | —           | V           |                      |
|               | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)   | —           | $V_{DD}$    | —           | V           |                      |
|               | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)  | —           | 0.6         | —           | V           |                      |
|               | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)  | —           | $V_{DD}$    | —           | V           |                      |

1.  $V_{DD}=3.3$  V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
4. When low-power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

### 3.3.3.2 Oscillator frequency specifications

Table 19. Oscillator frequency specifications

| Symbol           | Description   | Min. | Typ. | Max. | Unit | Notes                |
|------------------|---|------|------|------|------|----------------------|
| $f_{osc\_lo}$    | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)               | 32   | —    | 40   | kHz  |                      |
| $f_{osc\_hi\_1}$ | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  |                      |
| $f_{osc\_hi\_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |                      |
| $f_{ec\_extal}$  | Input clock frequency (external clock mode)   | —    | —    | 50   | MHz  | <a href="#">1, 2</a> |
| $t_{dc\_extal}$  | Input clock duty cycle (external clock mode)  | 40   | 50   | 60   | %    |                      |
| $t_{cst}$        | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                             | —    | 750  | —    | ms   | <a href="#">3, 4</a> |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                             | —    | 250  | —    | ms   |                      |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)          | —    | 0.6  | —    | ms   |                      |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)          | —    | 1    | —    | ms   |                      |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### 3.3.4 32 kHz oscillator electrical characteristics

#### 3.3.4.1 32 kHz oscillator DC electrical specifications

Table 20. 32kHz oscillator DC electrical specifications

| Symbol     | Description                                   | Min. | Typ. | Max. | Unit             |
|------------|---|------|------|------|------------------|
| $V_{BAT}$  | Supply voltage                                | 1.71 | —    | 3.6  | V                |
| $R_F$      | Internal feedback resistor                    | —    | 100  | —    | $\text{M}\Omega$ |
| $C_{para}$ | Parasitical capacitance of EXTAL32 and XTAL32 | —    | 5    | 7    | pF               |
| $V_{pp}^1$ | Peak-to-peak amplitude of oscillation         | —    | 0.6  | —    | V                |

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.3.4.2 32 kHz oscillator frequency specifications

Table 21. 32 kHz oscillator frequency specifications

| Symbol            | Description                               | Min. | Typ.   | Max.      | Unit | Notes |
|-------------------|---|------|--------|-----------|------|-------|
| $f_{osc\_lo}$     | Oscillator crystal                        | —    | 32.768 | —         | kHz  |       |
| $t_{start}$       | Crystal start-up time                     | —    | 1000   | —         | ms   | 1     |
| $f_{ec\_extal32}$ | Externally provided input clock frequency | —    | 32.768 | —         | kHz  | 2     |
| $V_{ec\_extal32}$ | Externally provided input clock amplitude | 700  | —      | $V_{BAT}$ | mV   | 2, 3  |

1. Proper PC board layout procedures must be followed to achieve specifications.
2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
3. The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 22. NVM program/erase timing specifications

| Symbol             | Description                              | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|------|------|------|------|-------|
| $t_{hvpgm4}$       | Longword Program high-voltage time       | —    | 7.5  | 18   | μs   | —     |
| $t_{hversscr}$     | Sector Erase high-voltage time           | —    | 13   | 113  | ms   | 1     |
| $t_{hversblk256k}$ | Erase Block high-voltage time for 256 KB | —    | 104  | 904  | ms   | 1     |

1. Maximum time based on expectations at cycling end-of-life.

#### 3.4.1.2 Flash timing specifications — commands

Table 23. Flash command timing specifications

| Symbol | Description                  | Min. | Typ. | Max. | Unit | Notes |
|--------|------------------------------|------|------|------|------|-------|
|        | Read 1s Block execution time |      |      |      |      | 1     |

Table continues on the next page...

**Table 23. Flash command timing specifications (continued)**

| Symbol           | Description  | Min. | Typ. | Max. | Unit | Notes    |
|------------------|--|------|------|------|------|----------|
| $t_{rd1blk256k}$ | • 256 KB program flash                                     | —    | —    | 1.7  | ms   |          |
| $t_{rd1sec2k}$   | Read 1s Section execution time (flash sector)              | —    | —    | 60   | μs   | <b>1</b> |
| $t_{pgmchk}$     | Program Check execution time                               | —    | —    | 45   | μs   | <b>1</b> |
| $t_{rdsrc}$      | Read Resource execution time                               | —    | —    | 30   | μs   | <b>1</b> |
| $t_{pgm4}$       | Program Longword execution time                            | —    | 65   | 145  | μs   | —        |
|                  | Erase Flash Block execution time<br>• 256 KB program flash |      | 250  | 1500 | ms   | <b>2</b> |
| $t_{ersblk256k}$ |  | —    | 14   | 114  | ms   | <b>2</b> |
| $t_{ersscr}$     | Erase Flash Sector execution time                          | —    | —    | 1.8  | ms   | <b>1</b> |
| $t_{rd1all}$     | Read 1s All Blocks execution time                          | —    | —    | 30   | μs   | <b>1</b> |
| $t_{rdonce}$     | Read Once execution time                                   | —    | —    | 100  | —    | μs       |
| $t_{pgmonce}$    | Program Once execution time                                | —    | —    | 3000 | ms   | <b>2</b> |
| $t_{ersall}$     | Erase All Blocks execution time                            | —    | 500  | —    | ms   | <b>2</b> |
| $t_{vfykey}$     | Verify Backdoor Access Key execution time                  | —    | —    | 30   | μs   | <b>1</b> |

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.3 Flash high voltage current behaviors

**Table 24. Flash high voltage current behaviors**

| Symbol        | Description   | Min. | Typ. | Max. | Unit |
|---------------|---|------|------|------|------|
| $I_{DD\_PGM}$ | Average current adder during high voltage flash programming operation | —    | 2.5  | 6.0  | mA   |
| $I_{DD\_ERS}$ | Average current adder during high voltage flash erase operation       | —    | 1.5  | 4.0  | mA   |

### 3.4.1.4 Reliability specifications

**Table 25. NVM reliability specifications**

| Symbol          | Description                            | Min. | Typ. | Max. | Unit   | Notes    |
|-----------------|--|------|------|------|--------|----------|
| Program Flash   |  |      |      |      |        |          |
| $t_{nvmrtp10k}$ | Data retention after up to 10 K cycles | 5    | 50   | —    | years  | —        |
| $t_{nvmrtp1k}$  | Data retention after up to 1 K cycles  | 20   | 100  | —    | years  | —        |
| $n_{nvmcycp}$   | Cycling endurance                      | 10 K | 50 K | —    | cycles | <b>2</b> |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at  $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ .

### 3.4.2 EzPort switching specifications

Table 26. EzPort switching specifications

| Num  | Description  | Min.                   | Max.        | Unit |
|------|--|------------------------|-------------|------|
|      | Operating voltage  | 1.71                   | 3.6         | V    |
| EP1  | EZP_CK frequency of operation (all commands except READ) | —                      | $f_{SYS}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)             | —                      | $f_{SYS}/8$ | MHz  |
| EP2  | EZP_CS negation to next EZP_CS assertion                 | $2 \times t_{EZP\_CK}$ | —           | ns   |
| EP3  | EZP_CS input valid to EZP_CK high (setup)                | 5                      | —           | ns   |
| EP4  | EZP_CK high to EZP_CS input invalid (hold)               | 5                      | —           | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                 | 2                      | —           | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                | 5                      | —           | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                         | —                      | 25          | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                | 0                      | —           | ns   |
| EP9  | EZP_CS negation to EZP_Q tri-state                       | —                      | 12          | ns   |




Figure 11. EzPort Timing Diagram

### 3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

**Table 27. Flexbus limited voltage range switching specifications**


| Num | Description                             | Min. | Max. | Unit | Notes |
|-----|---|------|------|------|-------|
|     | Operating voltage                       | 2.7  | 3.6  | V    |       |
|     | Frequency of operation                  | —    | 30   | MHz  |       |
| FB1 | Clock period                            | 33.3 | —    | ns   |       |
| FB2 | Address, data, and control output valid | —    | 15   | ns   |       |
| FB3 | Address, data, and control output hold  | 0.5  | —    | ns   | 1     |
| FB4 | Data and FB_TA input setup              | 14.5 | —    | ns   |       |
| FB5 | Data and FB_TA input hold               | 0.5  | —    | ns   | 2     |


1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWE<sub>n</sub>, FB\_CS<sub>n</sub>, FB\_OE, FB\_R/W, FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and FB\_TA.

**Table 28. Flexbus full voltage range switching specifications**

| Num | Description                             | Min. | Max. | Unit | Notes |
|-----|---|------|------|------|-------|
|     | Operating voltage                       | 1.71 | 3.6  | V    |       |
|     | Frequency of operation                  | —    | 30   | MHz  |       |
| FB1 | Clock period                            | 33.3 | —    | ns   |       |
| FB2 | Address, data, and control output valid | —    | 21.5 | ns   |       |
| FB3 | Address, data, and control output hold  | -1.0 | —    | ns   | 1     |
| FB4 | Data and FB_TA input setup              | 20.0 | —    | ns   |       |
| FB5 | Data and FB_TA input hold               | 0.5  | —    | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWE<sub>n</sub>, FB\_CS<sub>n</sub>, FB\_OE, FB\_R/W, FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and FB\_TA.

**Figure 12. FlexBus read timing diagram**



electricals\_write.svg

**Figure 13. FlexBus write timing diagram**

### 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

### 3.6 Analog

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 29](#) and [Table 30](#) are achievable on the differential pins ADCx\_DP<sub>x</sub>, ADCx\_DM<sub>x</sub>.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

#### 3.6.1.1 16-bit ADC operating conditions


**Table 29. 16-bit ADC operating conditions**

| Symbol            | Description                         | Conditions  | Min.                                   | Typ. <sup>1</sup> | Max.  | Unit | Notes             |
|-------------------|-------------------------------------|---|--|-------------------|---|------|-------------------|
| V <sub>DDA</sub>  | Supply voltage                      | Absolute  | 1.71                                   | —                 | 3.6   | V    |                   |
| ΔV <sub>DDA</sub> | Supply voltage                      | Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )  | -100                                   | 0                 | +100  | mV   | <a href="#">2</a> |
| ΔV <sub>SSA</sub> | Ground voltage                      | Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )  | -100                                   | 0                 | +100  | mV   | <a href="#">2</a> |
| V <sub>REFH</sub> | ADC reference voltage high          |   | 1.13                                   | V <sub>DDA</sub>  | V <sub>DDA</sub>                                  | V    |                   |
| V <sub>REFL</sub> | ADC reference voltage low           |   | V <sub>SSA</sub>                       | V <sub>SSA</sub>  | V <sub>SSA</sub>                                  | V    |                   |
| V <sub>ADIN</sub> | Input voltage                       | <ul style="list-style-type: none"> <li>• 16-bit differential mode</li> <li>• All other modes</li> </ul>   | V <sub>REFL</sub><br>V <sub>REFL</sub> | —<br>—            | 31/32 *<br>V <sub>REFH</sub><br>V <sub>REFH</sub> | V    |                   |
| C <sub>ADIN</sub> | Input capacitance                   | <ul style="list-style-type: none"> <li>• 16-bit mode</li> <li>• 8-bit / 10-bit / 12-bit modes</li> </ul>  | —<br>—                                 | 8<br>4            | 10<br>5   | pF   |                   |
| R <sub>ADIN</sub> | Input series resistance             |   | —                                      | 2                 | 5   | kΩ   |                   |
| R <sub>AS</sub>   | Analog source resistance (external) | 13-bit / 12-bit modes<br>f <sub>ADCK</sub> < 4 MHz  | —                                      | —                 | 5   | kΩ   | <a href="#">3</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency      | ≤ 13-bit mode   | 1.0                                    | —                 | 24.0  | MHz  | <a href="#">4</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency      | 16-bit mode   | 2.0                                    | —                 | 12.0  | MHz  | <a href="#">4</a> |
| C <sub>rate</sub> | ADC conversion rate                 | ≤ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20                                     | —                 | 1200  | Ksps | <a href="#">5</a> |
| C <sub>rate</sub> | ADC conversion rate                 | 16-bit mode<br>No ADC hardware averaging  | 37                                     | —                 | 461   | Ksps | <a href="#">5</a> |

**Table 29. 16-bit ADC operating conditions**

| Symbol | Description | Conditions   | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes |
|--------|-------------|--|------|-------------------|------|------|-------|
|        |             | Continuous conversions enabled, subsequent conversion time |      |                   |      |      |       |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).

**Figure 14. ADC input impedance equivalency diagram**

### 3.6.1.2 16-bit ADC electrical characteristics

**Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Symbol         | Description    | Conditions <sup>1</sup> | Min.  | Typ. <sup>2</sup> | Max. | Unit | Notes             |
|----------------|----------------|-------------------------|-------|-------------------|------|------|-------------------|
| $I_{DDA\_ADC}$ | Supply current |                         | 0.215 | —                 | 1.7  | mA   | <a href="#">3</a> |

Table continues on the next page...

**Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**


| Symbol      | Description                     | Conditions <sup>1</sup>   | Min.                         | Typ. <sup>2</sup>            | Max.                         | Unit                         | Notes                             |
|-------------|---------------------------------|---|------------------------------|------------------------------|------------------------------|------------------------------|-----------------------------------|
| $f_{ADACK}$ | ADC asynchronous clock source   | <ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul>  | 1.2<br>2.4<br>3.0<br>4.4     | 2.4<br>4.0<br>5.2<br>6.2     | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz     | $t_{ADACK} = 1/f_{ADACK}$         |
|             | Sample Time                     | See Reference Manual chapter for sample times   |                              |                              |                              |                              |                                   |
| TUE         | Total unadjusted error          | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>  | —<br>—                       | $\pm 4$<br>$\pm 1.4$         | $\pm 6.8$<br>$\pm 2.1$       | LSB <sup>4</sup>             | 5                                 |
| DNL         | Differential non-linearity      | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>  | —<br>—                       | $\pm 0.7$<br>$\pm 0.2$       | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup>             | 5                                 |
| INL         | Integral non-linearity          | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>  | —<br>—                       | $\pm 1.0$<br>$\pm 0.5$       | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup>             | 5                                 |
| $E_{FS}$    | Full-scale error                | <ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>  | —<br>—                       | -4<br>-1.4                   | -5.4<br>-1.8                 | LSB <sup>4</sup>             | $V_{ADIN} = V_{DDA}$ <sup>5</sup> |
| $E_Q$       | Quantization error              | <ul style="list-style-type: none"> <li>16-bit modes</li> <li><math>\leq 13</math>-bit modes</li> </ul>  | —<br>—                       | -1 to 0<br>—                 | —<br>$\pm 0.5$               | LSB <sup>4</sup>             |                                   |
| ENOB        | Effective number of bits        | 16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> <li>Avg = 4</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> <li>Avg = 4</li> </ul> | 12.8<br>11.9<br>12.2<br>11.4 | 14.5<br>13.8<br>13.9<br>13.1 | —<br>—<br>—<br>—             | bits<br>bits<br>bits<br>bits | 6                                 |
| SINAD       | Signal-to-noise plus distortion | See ENOB  | $6.02 \times ENOB + 1.76$    |                              |                              | dB                           |                                   |
| THD         | Total harmonic distortion       | 16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul>                                   | —<br>—                       | -94<br>-85                   | —<br>—                       | dB<br>dB                     | 7                                 |
| SFDR        | Spurious free dynamic range     | 16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul> 16-bit single-ended mode  | 82<br>78                     | 95<br>90                     | —<br>—                       | dB<br>dB                     | 7                                 |


Table continues on the next page...

**Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol       | Description         | Conditions <sup>1</sup>                         | Min. | Typ. <sup>2</sup>      | Max. | Unit  | Notes  |
|--------------|---------------------|---|------|------------------------|------|-------|--|
|              |                     | • Avg = 32                                      |      |                        |      |       |  |
| $E_{IL}$     | Input leakage error |   |      | $I_{In} \times R_{AS}$ |      | mV    | $I_{In}$ = leakage current<br>(refer to the MCU's voltage and current operating ratings) |
|              | Temp sensor slope   | Across the full temperature range of the device | 1.55 | 1.62                   | 1.69 | mV/°C | <b>8</b>   |
| $V_{TEMP25}$ | Temp sensor voltage | 25 °C   | 706  | 716                    | 726  | mV    | <b>8</b>   |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
8. ADC conversion clock < 3 MHz

**Figure 15. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**

**Figure 16. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode**


### 3.6.2 CMP and 6-bit DAC electrical specifications

**Table 31. Comparator and 6-bit DAC electrical specifications**

| Symbol      | Description  | Min.           | Typ. | Max.     | Unit             |
|-------------|--|----------------|------|----------|------------------|
| $V_{DD}$    | Supply voltage   | 1.71           | —    | 3.6      | V                |
| $I_{DDHS}$  | Supply current, High-speed mode (EN=1, PMODE=1)  | —              | —    | 200      | $\mu A$          |
| $I_{DDLS}$  | Supply current, low-speed mode (EN=1, PMODE=0)   | —              | —    | 20       | $\mu A$          |
| $V_{AIN}$   | Analog input voltage   | $V_{SS} - 0.3$ | —    | $V_{DD}$ | V                |
| $V_{AIO}$   | Analog input offset voltage  | —              | —    | 20       | mV               |
| $V_H$       | Analog comparator hysteresis <sup>1</sup> <ul style="list-style-type: none"> <li>• CR0[HYSTCTR] = 00</li> <li>• CR0[HYSTCTR] = 01</li> <li>• CR0[HYSTCTR] = 10</li> <li>• CR0[HYSTCTR] = 11</li> </ul> | —              | 5    | —        | mV               |
| $V_{CMPOh}$ | Output high  | $V_{DD} - 0.5$ | —    | —        | V                |
| $V_{CMPOl}$ | Output low   | —              | —    | 0.5      | V                |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN=1, PMODE=1)   | 20             | 50   | 200      | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN=1, PMODE=0)  | 80             | 250  | 600      | ns               |
|             | Analog comparator initialization delay <sup>2</sup>  | —              | —    | 40       | $\mu s$          |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)  | —              | 7    | —        | $\mu A$          |
| INL         | 6-bit DAC integral non-linearity   | -0.5           | —    | 0.5      | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity   | -0.3           | —    | 0.3      | LSB              |

## Peripheral operating requirements and behaviors

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ –0.6 V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$



**Figure 17. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 0)**




Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements

Table 32. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes             |
|------------|-------------------------|------|------|------|-------------------|
| $V_{DDA}$  | Supply voltage          | 1.71 | 3.6  | V    |                   |
| $V_{DACP}$ | Reference voltage       | 1.13 | 3.6  | V    | <a href="#">1</a> |
| $C_L$      | Output load capacitance | —    | 100  | pF   | <a href="#">2</a> |
| $I_L$      | Output load current     | —    | 1    | mA   |                   |


1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

### 3.6.3.2 12-bit DAC operating behaviors


Table 33. 12-bit DAC operating behaviors

| Symbol             | Description   | Min.             | Typ.        | Max.       | Unit   | Notes |
|--------------------|---|------------------|-------------|------------|--------|-------|
| $I_{DDA\_DACL\_P}$ | Supply current — low-power mode   | —                | —           | 330        | µA     |       |
| $I_{DDA\_DACH\_P}$ | Supply current — high-speed mode  | —                | —           | 1200       | µA     |       |
| $t_{DACLP}$        | Full-scale settling time (0x080 to 0xF7F) — low-power mode  | —                | 100         | 200        | µs     | 1     |
| $t_{DACHP}$        | Full-scale settling time (0x080 to 0xF7F) — high-power mode   | —                | 15          | 30         | µs     | 1     |
| $t_{CCDACL}$       | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode  | —                | 0.7         | 1          | µs     | 1     |
| $V_{dacoutl}$      | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000   | —                | —           | 100        | mV     |       |
| $V_{dacouth}$      | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF   | $V_{DACR} - 100$ | —           | $V_{DACR}$ | mV     |       |
| INL                | Integral non-linearity error — high speed mode  | —                | —           | ±8         | LSB    | 2     |
| DNL                | Differential non-linearity error — $V_{DACR} > 2$ V   | —                | —           | ±1         | LSB    | 3     |
| DNL                | Differential non-linearity error — $V_{DACR} = V_{REF\_OUT}$  | —                | —           | ±1         | LSB    | 4     |
| $V_{OFFSET}$       | Offset error  | —                | ±0.4        | ±0.8       | %FSR   | 5     |
| $E_G$              | Gain error  | —                | ±0.1        | ±0.6       | %FSR   | 5     |
| PSRR               | Power supply rejection ratio, $V_{DDA} \geq 2.4$ V  | 60               | —           | 90         | dB     |       |
| $T_{CO}$           | Temperature coefficient offset voltage  | —                | 3.7         | —          | µV/C   | 6     |
| $T_{GE}$           | Temperature coefficient gain error  | —                | 0.000421    | —          | %FSR/C |       |
| $R_{op}$           | Output resistance (load = 3 kΩ)   | —                | —           | 250        | Ω      |       |
| SR                 | Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> <li>• High power (<math>SP_{HP}</math>)</li> <li>• Low power (<math>SP_{LP}</math>)</li> </ul> | 1.2<br>0.05      | 1.7<br>0.12 | —<br>—     | V/µs   |       |
| BW                 | 3dB bandwidth <ul style="list-style-type: none"> <li>• High power (<math>SP_{HP}</math>)</li> <li>• Low power (<math>SP_{LP}</math>)</li> </ul>               | 550<br>40        | —<br>—      | —<br>—     | kHz    |       |

- Settling within ±1 LSB
- The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4$  V
- Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
- $V_{DDA} = 3.0$  V, reference select set for  $V_{DDA}$  ( $DACx\_CO:DACRFS = 1$ ), high power mode ( $DACx\_C0:LPEN = 0$ ), DAC set to 0x800, temperature range is across the full range of the device



**Figure 19. Typical INL error vs. digital code**



**Figure 20. Offset at half scale vs. temperature**

### 3.6.4 Voltage reference electrical specifications

**Table 34. VREF full-range operating requirements**

| Symbol    | Description             | Min.                                      | Max. | Unit | Notes                                 |
|-----------|-------------------------|---|------|------|---------------------------------------|
| $V_{DDA}$ | Supply voltage          | 1.71                                      | 3.6  | V    |                                       |
| $T_A$     | Temperature             | Operating temperature range of the device |      | °C   |                                       |
| $C_L$     | Output load capacitance | 100                                       |      | nF   | <a href="#">1</a> , <a href="#">2</a> |

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

**Table 35. VREF full-range operating behaviors**

| <b>Symbol</b>           | <b>Description</b>   | <b>Min.</b> | <b>Typ.</b> | <b>Max.</b> | <b>Unit</b> | <b>Notes</b>         |
|-------------------------|--|-------------|-------------|-------------|-------------|----------------------|
| $V_{out}$               | Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25°C | 1.1920      | 1.1950      | 1.1980      | V           | <a href="#">1</a>    |
| $V_{out}$               | Voltage reference output with user trim at nominal $V_{DDA}$ and temperature=25°C    | 1.1945      | 1.1950      | 1.1955      | V           | <a href="#">1</a>    |
| $V_{step}$              | Voltage reference trim step  | —           | 0.5         | —           | mV          | <a href="#">1</a>    |
| $V_{tdrift}$            | Temperature drift (Vmax -Vmin across the full temperature range)                     | —           | —           | 15          | mV          | <a href="#">1</a>    |
| $I_{bg}$                | Bandgap only current   | —           | —           | 80          | $\mu A$     |                      |
| $I_{lp}$                | Low-power buffer current   | —           | —           | 360         | $\mu A$     | <a href="#">1</a>    |
| $I_{hp}$                | High-power buffer current  | —           | —           | 1           | mA          | <a href="#">1</a>    |
| $\Delta V_{LOAD}$       | Load regulation<br>• current = $\pm 1.0$ mA  | —           | 200         | —           | $\mu V$     | <a href="#">1, 2</a> |
| $T_{stup}$              | Buffer startup time  | —           | —           | 100         | $\mu s$     |                      |
| $T_{chop\_osc\_st\_up}$ | Internal bandgap start-up delay with chop oscillator enabled                         | —           | —           | 35          | ms          |                      |
| $V_{vdrift}$            | Voltage drift (Vmax -Vmin across the full voltage range)                             | —           | 2           | —           | mV          | <a href="#">1</a>    |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 36. VREF limited-range operating requirements**

| <b>Symbol</b> | <b>Description</b> | <b>Min.</b> | <b>Max.</b> | <b>Unit</b> | <b>Notes</b> |
|---------------|--------------------|-------------|-------------|-------------|--------------|
| $T_A$         | Temperature        | 0           | 70          | $^{\circ}C$ |              |

**Table 37. VREF limited-range operating behaviors**

| <b>Symbol</b> | <b>Description</b>  | <b>Min.</b> | <b>Max.</b> | <b>Unit</b> | <b>Notes</b> |
|---------------|---|-------------|-------------|-------------|--------------|
| $V_{tdrift}$  | Temperature drift ( $V_{max} - V_{min}$ across the limited temperature range) | —           | 10          | mV          |              |

### 3.7 Timers

See [General switching specifications](#).

### 3.8 Communication interfaces

### 3.8.1 USB electrical specifications

The USB electorials for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit [usb.org](http://usb.org).

#### NOTE

The MCGPLLCLK meets the USB jitter and signaling rate specifications for certification with the use of an external clock/crystal for both Device and Host modes.

The MCGFLLCLK does not meet the USB jitter or signaling rate specifications for certification.

The IRC48M meets the USB jitter and signaling rate specifications for certification in Device mode when the USB clock recovery mode is enabled. It does not meet the USB signaling rate specifications for certification in Host mode operation.

### 3.8.2 USB VREG electrical specifications

**Table 38. USB VREG electrical specifications**

| Symbol                | Description   | Min.     | Typ. <sup>1</sup> | Max.       | Unit     | Notes |
|-----------------------|---|----------|-------------------|------------|----------|-------|
| VREGIN                | Input supply voltage  | 2.7      | —                 | 5.5        | V        |       |
| I <sub>DDon</sub>     | Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V                                      | —        | 125               | 186        | µA       |       |
| I <sub>DDstby</sub>   | Quiescent current — Standby mode, load current equal zero   | —        | 1.1               | 10         | µA       |       |
| I <sub>DDoff</sub>    | Quiescent current — Shutdown mode<br>• VREGIN = 5.0 V and temperature=25 °C<br>• Across operating voltage and temperature | —<br>—   | 650<br>—          | —<br>4     | nA<br>µA |       |
| I <sub>LOADrun</sub>  | Maximum load current — Run mode   | —        | —                 | 120        | mA       |       |
| I <sub>LOADstby</sub> | Maximum load current — Standby mode   | —        | —                 | 1          | mA       |       |
| V <sub>Reg33out</sub> | Regulator output voltage — Input supply (VREGIN) > 3.6 V<br>• Run mode<br>• Standby mode                                  | 3<br>2.1 | 3.3<br>2.8        | 3.6<br>3.6 | V<br>V   |       |

*Table continues on the next page...*

**Table 38. USB VREG electrical specifications  
(continued)**

| Symbol                | Description   | Min. | Typ. <sup>1</sup> | Max. | Unit | Notes        |
|-----------------------|---|------|-------------------|------|------|--------------|
| V <sub>Reg33out</sub> | Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode | 2.1  | —                 | 3.6  | V    | <sup>2</sup> |
| C <sub>OUT</sub>      | External output capacitor   | 1.76 | 2.2               | 8.16 | μF   |              |
| ESR                   | External output capacitor equivalent series resistance                      | 1    | —                 | 100  | mΩ   |              |
| I <sub>LIM</sub>      | Short circuit current   | —    | 290               | —    | mA   |              |

1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

### 3.8.3 DSPI switching specifications (limited voltage range)


The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 39. Master mode DSPI timing (limited voltage range)**

| Num | Description                                     | Min.                       | Max.                      | Unit | Notes        |
|-----|---|----------------------------|---------------------------|------|--------------|
|     | Operating voltage                               | 2.7                        | 3.6                       | V    |              |
|     | Frequency of operation                          | —                          | 30                        | MHz  |              |
| DS1 | DSPI_SCK output cycle time                      | 2 × t <sub>BUS</sub>       | —                         | ns   |              |
| DS2 | DSPI_SCK output high/low time                   | (t <sub>SCK</sub> /2) – 2  | (t <sub>SCK</sub> /2) + 2 | ns   |              |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | (t <sub>BUS</sub> × 2) – 2 | —                         | ns   | <sup>1</sup> |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | (t <sub>BUS</sub> × 2) – 2 | —                         | ns   | <sup>2</sup> |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                          | 8.5                       | ns   |              |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | -2                         | —                         | ns   |              |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 16.2                       | —                         | ns   |              |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                          | —                         | ns   |              |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




**Figure 21. DSPI classic SPI timing — master mode**

**Table 40. Slave mode DSPI timing (limited voltage range)**

| Num  | Description                              | Min.               | Max.              | Unit | Notes             |
|------|--|--------------------|-------------------|------|-------------------|
|      | Operating voltage                        | 2.7                | 3.6               | V    |                   |
|      | Frequency of operation                   | —                  | 15                | MHz  | <a href="#">1</a> |
| DS9  | DSPI_SCK input cycle time                | $4 \times t_{BUS}$ | —                 | ns   |                   |
| DS10 | DSPI_SCK input high/low time             | $(t_{SCK}/2) - 2$  | $(t_{SCK}/2) + 2$ | ns   |                   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                  | 21.4              | ns   |                   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                  | —                 | ns   |                   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 2.6                | —                 | ns   |                   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                  | —                 | ns   |                   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                  | 17                | ns   |                   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                  | 17                | ns   |                   |

1. The maximum operating frequency is measured with noncontinuous CS and SCK. When DSPI is configured with continuous CS and SCK, the SPI clock must not be greater than 1/6 of the bus clock. For example, when the bus clock is 60 MHz, the SPI clock must not be greater than 10 MHz.



**Figure 22. DSPI classic SPI timing — slave mode**


### 3.8.4 DSPI switching specifications (full voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 41. Master mode DSPI timing (full voltage range)**

| Num | Description                         | Min.                     | Max.              | Unit | Notes             |
|-----|-------------------------------------|--------------------------|-------------------|------|-------------------|
|     | Operating voltage                   | 1.71                     | 3.6               | V    | <a href="#">1</a> |
|     | Frequency of operation              | —                        | 15                | MHz  |                   |
| DS1 | DSPI_SCK output cycle time          | $4 \times t_{BUS}$       | —                 | ns   |                   |
| DS2 | DSPI_SCK output high/low time       | $(t_{SCK}/2) - 4$        | $(t_{SCK}/2) + 4$ | ns   |                   |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 4$ | —                 | ns   | <a href="#">2</a> |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | —                 | ns   | <a href="#">3</a> |
| DS5 | DSPI_SCK to DSPI_SOUT valid         | —                        | 10                | ns   |                   |
| DS6 | DSPI_SCK to DSPI_SOUT invalid       | -4.5                     | —                 | ns   |                   |
| DS7 | DSPI_SIN to DSPI_SCK input setup    | 24.6                     | —                 | ns   |                   |
| DS8 | DSPI_SCK to DSPI_SIN input hold     | 0                        | —                 | ns   |                   |


1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 23. DSPI classic SPI timing — master mode**

**Table 42. Slave mode DSPI timing (full voltage range)**

| Num  | Description                              | Min.               | Max.              | Unit |
|------|--|--------------------|-------------------|------|
|      | Operating voltage                        | 1.71               | 3.6               | V    |
|      | Frequency of operation                   | —                  | 7.5               | MHz  |
| DS9  | DSPI_SCK input cycle time                | $8 \times t_{BUS}$ | —                 | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{SCK}/2) - 4$  | $(t_{SCK}/2) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                  | 29.5              | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                  | —                 | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 3.2                | —                 | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                  | —                 | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                  | 25                | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                  | 25                | ns   |

**Figure 24. DSPI classic SPI timing — slave mode**

### 3.8.5 Inter-Integrated Circuit Interface ( $I^2C$ ) timing

**Table 43.  $I^2C$  timing**

| Characteristic  | Symbol         | Standard Mode |         | Fast Mode |                  | Unit    |
|---|----------------|---------------|---------|-----------|------------------|---------|
|   |                | Minimum       | Maximum | Minimum   | Maximum          |         |
| SCL Clock Frequency   | $f_{SCL}$      | 0             | 100     | 0         | 400 <sup>1</sup> | kHz     |
| Hold time (repeated) START condition.<br>After this period, the first clock pulse is generated. | $t_{HD}$ ; STA | 4             | —       | 0.6       | —                | $\mu s$ |
| LOW period of the SCL clock   | $t_{LOW}$      | 4.7           | —       | 1.25      | —                | $\mu s$ |
| HIGH period of the SCL clock  | $t_{HIGH}$     | 4             | —       | 0.6       | —                | $\mu s$ |
| Set-up time for a repeated START condition  | $t_{SU}$ ; STA | 4.7           | —       | 0.6       | —                | $\mu s$ |

Table continues on the next page...

**Table 43. I<sup>2</sup>C timing (continued)**

| Characteristic  | Symbol                | Standard Mode    |                   | Fast Mode                          |                  | Unit |
|---|-----------------------|------------------|-------------------|------------------------------------|------------------|------|
|   |                       | Minimum          | Maximum           | Minimum                            | Maximum          |      |
| Data hold time for I <sup>2</sup> C bus devices                   | t <sub>HD</sub> ; DAT | 0 <sup>2</sup>   | 3.45 <sup>3</sup> | 0 <sup>4</sup>                     | 0.9 <sup>2</sup> | μs   |
| Data set-up time  | t <sub>SU</sub> ; DAT | 250 <sup>5</sup> | —                 | 100 <sup>3, 6</sup>                | —                | ns   |
| Rise time of SDA and SCL signals                                  | t <sub>r</sub>        | —                | 1000              | 20 +0.1C <sub>b</sub> <sup>7</sup> | 300              | ns   |
| Fall time of SDA and SCL signals                                  | t <sub>f</sub>        | —                | 300               | 20 +0.1C <sub>b</sub> <sup>6</sup> | 300              | ns   |
| Set-up time for STOP condition                                    | t <sub>SU</sub> ; STO | 4                | —                 | 0.6                                | —                | μs   |
| Bus free time between STOP and START condition                    | t <sub>BUF</sub>      | 4.7              | —                 | 1.3                                | —                | μs   |
| Pulse width of spikes that must be suppressed by the input filter | t <sub>SP</sub>       | N/A              | N/A               | 0                                  | 50               | ns   |


1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V.
2. The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
3. The maximum t<sub>HD</sub>; DAT must be met only if the device does not stretch the LOW period (t<sub>LOW</sub>) of the SCL signal.
4. Input Signal Slew = 10 ns and Output Load = 50 pF
5. Set-up time in slave-transmitter mode is 1 I<sup>2</sup>P Bus clock period, if the TX FIFO is empty.
6. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement t<sub>SU</sub>; DAT ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU</sub>; DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
7. C<sub>b</sub> = total capacitance of the one bus line in pF.

**Table 44. I<sup>2</sup>C 1 Mbps timing**

| Characteristic   | Symbol                | Minimum                            | Maximum        | Unit |
|--|-----------------------|------------------------------------|----------------|------|
| SCL Clock Frequency  | f <sub>SCL</sub>      | 0                                  | 1 <sup>1</sup> | MHz  |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | t <sub>HD</sub> ; STA | 0.26                               | —              | μs   |
| LOW period of the SCL clock  | t <sub>LOW</sub>      | 0.5                                | —              | μs   |
| HIGH period of the SCL clock   | t <sub>HIGH</sub>     | 0.26                               | —              | μs   |
| Set-up time for a repeated START condition   | t <sub>SU</sub> ; STA | 0.26                               | —              | μs   |
| Data hold time for I <sub>2</sub> C bus devices  | t <sub>HD</sub> ; DAT | 0                                  | —              | μs   |
| Data set-up time   | t <sub>SU</sub> ; DAT | 50                                 | —              | ns   |
| Rise time of SDA and SCL signals   | t <sub>r</sub>        | 20 +0.1C <sub>b</sub> <sup>2</sup> | 120            | ns   |
| Fall time of SDA and SCL signals   | t <sub>f</sub>        | 20 +0.1C <sub>b</sub> <sup>2</sup> | 120            | ns   |
| Set-up time for STOP condition   | t <sub>SU</sub> ; STO | 0.26                               | —              | μs   |
| Bus free time between STOP and START condition   | t <sub>BUF</sub>      | 0.5                                | —              | μs   |
| Pulse width of spikes that must be suppressed by the input filter                            | t <sub>SP</sub>       | 0                                  | 50             | ns   |

## Peripheral operating requirements and behaviors

1. The maximum SCL clock frequency of 1 Mbps can support maximum bus loading when using the High drive pins across the full voltage range.
2.  $C_b$  = total capacitance of the one bus line in pF.



**Figure 25. Timing definition for devices on the I<sup>2</sup>C bus**

## 3.8.6 UART switching specifications

See [General switching specifications](#).

## 3.8.7 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

### 3.8.7.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.


**Table 45. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)**

| Num. | Characteristic                | Min. | Max. | Unit        |
|------|-------------------------------|------|------|-------------|
|      | Operating voltage             | 2.7  | 3.6  | V           |
| S1   | I2S_MCLK cycle time           | 40   | —    | ns          |
| S2   | I2S_MCLK pulse width high/low | 45%  | 55%  | MCLK period |

*Table continues on the next page...*

**Table 45. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)**

| Num. | Characteristic  | Min. | Max. | Unit        |
|------|---|------|------|-------------|
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 15   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | 0    | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 15   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 18   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |

**Figure 26. I2S/SAI timing — master modes****Table 46. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)**


| Num. | Characteristic  | Min. | Max. | Unit        |
|------|---|------|------|-------------|
|      | Operating voltage   | 2.7  | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                        | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low<br>(input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before<br>I2S_TX_BCLK/I2S_RX_BCLK | 4.5  | —    | ns          |

*Table continues on the next page...*

**Table 46. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)**

| Num. | Characteristic   | Min. | Max. | Unit |
|------|--|------|------|------|
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns   |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 20   | ns   |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 4.5  | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 25   | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 27. I2S/SAI timing — slave modes**

### 3.8.7.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.


**Table 47. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)**

| Num. | Characteristic                | Min. | Max. | Unit        |
|------|-------------------------------|------|------|-------------|
|      | Operating voltage             | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time           | 40   | —    | ns          |
| S2   | I2S_MCLK pulse width high/low | 45%  | 55%  | MCLK period |

Table continues on the next page...

**Table 47. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)**

| Num. | Characteristic  | Min. | Max. | Unit        |
|------|---|------|------|-------------|
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)                       | 80   | —    | ns          |
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 15   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | -1.0 | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 15   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 27   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |

**Figure 28. I2S/SAI timing — master modes****Table 48. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)**


| Num. | Characteristic   | Min. | Max. | Unit        |
|------|--|------|------|-------------|
|      | Operating voltage  | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 80   | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 5.8  | —    | ns          |

*Table continues on the next page...*

**Table 48. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)**

| Num. | Characteristic   | Min. | Max. | Unit |
|------|--|------|------|------|
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 2    | —    | ns   |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 28.5 | ns   |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 5.8  | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 26.3 | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 29. I2S/SAI timing — slave modes**

### 3.8.7.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.


**Table 49. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic                              | Min. | Max. | Unit        |
|------|---|------|------|-------------|
|      | Operating voltage                           | 1.71 | 3.6  | V           |
| S1   | I2S_MCLK cycle time                         | 62.5 | —    | ns          |
| S2   | I2S_MCLK pulse width high/low               | 45%  | 55%  | MCLK period |
| S3   | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 250  | —    | ns          |

Table continues on the next page...

**Table 49. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic  | Min. | Max. | Unit        |
|------|---|------|------|-------------|
| S4   | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low                      | 45%  | 55%  | BCLK period |
| S5   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output valid   | —    | 45   | ns          |
| S6   | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/<br>I2S_RX_FS output invalid | -1   | —    | ns          |
| S7   | I2S_TX_BCLK to I2S_TXD valid                                      | —    | 45   | ns          |
| S8   | I2S_TX_BCLK to I2S_TXD invalid                                    | 0    | —    | ns          |
| S9   | I2S_RXD/I2S_RX_FS input setup before<br>I2S_RX_BCLK               | 45   | —    | ns          |
| S10  | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK                    | 0    | —    | ns          |

**Figure 30. I2S/SAI timing — master modes****Table 50. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)**

| Num. | Characteristic   | Min. | Max. | Unit        |
|------|--|------|------|-------------|
|      | Operating voltage  | 1.71 | 3.6  | V           |
| S11  | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)                     | 250  | —    | ns          |
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 7    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 63   | ns          |


*Table continues on the next page...*

## Dimensions

**Table 50. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic   | Min. | Max. | Unit |
|------|--|------|------|------|
| S16  | I2S_TX_BCLK to I2S_RXD/I2S_TX_FS output invalid                | 0    | —    | ns   |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns   |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 4    | —    | ns   |
| S19  | I2S_TX_FS input assertion to I2S_RXD output valid <sup>1</sup> | —    | 72   | ns   |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



**Figure 31. I2S/SAI timing — slave modes**

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [nxp.com](http://nxp.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| 80-pin WLCSP (AP)                        | 98ASA00710D                   |
| 80-pin WLCSP (BP)                        | 98ASA00820D                   |

## 5 Pinout

### 5.1 K22F Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

The MK22FN512VFX12 (88QFN) does not support the FlexBus function.

| 80<br>WLC<br>SP | Pin Name              | Default               | ALT0                  | ALT1               | ALT2      | ALT3        | ALT4 | ALT5 | ALT6     | ALT7       | EZPORT |
|-----------------|-----------------------|-----------------------|-----------------------|--------------------|-----------|-------------|------|------|----------|------------|--------|
| E7              | PTE0/<br>CLKOUT32K    | ADC1_SE4a             | ADC1_SE4a             | PTE0/<br>CLKOUT32K | SPI1_PCS1 | UART1_TX    |      |      | I2C1_SDA | RTC_CLKOUT |        |
| A8              | PTE1/<br>LLWU_P0      | ADC1_SE5a             | ADC1_SE5a             | PTE1/<br>LLWU_P0   | SPI1_SOUT | UART1_RX    |      |      | I2C1_SCL | SPI1_SIN   |        |
| A9              | PTE2/<br>LLWU_P1      | ADC1_SE6a             | ADC1_SE6a             | PTE2/<br>LLWU_P1   | SPI1_SCK  | UART1_CTS_b |      |      |          |            |        |
| A10             | PTE3                  | ADC1_SE7a             | ADC1_SE7a             | PTE3               | SPI1_SIN  | UART1_RTS_b |      |      |          | SPI1_SOUT  |        |
| B8              | PTE4/<br>LLWU_P2      | DISABLED              |                       | PTE4/<br>LLWU_P2   | SPI1_PCS0 | LPUART0_TX  |      |      |          |            |        |
| C8              | PTE5                  | DISABLED              |                       | PTE5               | SPI1_PCS2 | LPUART0_RX  |      |      | FTM3_CH0 |            |        |
| B9              | VDD                   | VDD                   | VDD                   |                    |           |             |      |      |          |            |        |
| B10             | VSS                   | VSS                   | VSS                   |                    |           |             |      |      |          |            |        |
| D8              | VSS                   | VSS                   | VSS                   |                    |           |             |      |      |          |            |        |
| C10             | USB0_DP               | USB0_DP               | USB0_DP               |                    |           |             |      |      |          |            |        |
| D10             | USB0_DM               | USB0_DM               | USB0_DM               |                    |           |             |      |      |          |            |        |
| C9              | VOUT33                | VOUT33                | VOUT33                |                    |           |             |      |      |          |            |        |
| D9              | VREGIN                | VREGIN                | VREGIN                |                    |           |             |      |      |          |            |        |
| E10             | ADC1_DP1/<br>ADC0_DP2 | ADC1_DP1/<br>ADC0_DP2 | ADC1_DP1/<br>ADC0_DP2 |                    |           |             |      |      |          |            |        |
| F10             | ADC1_DM1/<br>ADC0_DM2 | ADC1_DM1/<br>ADC0_DM2 | ADC1_DM1/<br>ADC0_DM2 |                    |           |             |      |      |          |            |        |
| E9              | ADC0_DP0/<br>ADC1_DP3 | ADC0_DP0/<br>ADC1_DP3 | ADC0_DP0/<br>ADC1_DP3 |                    |           |             |      |      |          |            |        |
| F9              | ADC0_DM0/<br>ADC1_DM3 | ADC0_DM0/<br>ADC1_DM3 | ADC0_DM0/<br>ADC1_DM3 |                    |           |             |      |      |          |            |        |
| G9              | VDDA                  | VDDA                  | VDDA                  |                    |           |             |      |      |          |            |        |

## Pinout

| 80<br>WLC<br>SP | Pin Name   | Default  | ALT0   | ALT1              | ALT2        | ALT3        | ALT4       | ALT5 | ALT6         | ALT7                   | EZPORT   |
|-----------------|--|--|--|-------------------|-------------|-------------|------------|------|--------------|------------------------|----------|
| G10             | VREFH  | VREFH  | VREFH  |                   |             |             |            |      |              |                        |          |
| H10             | VREFL  | VREFL  | VREFL  |                   |             |             |            |      |              |                        |          |
| H9              | VSSA   | VSSA   | VSSA   |                   |             |             |            |      |              |                        |          |
| E8              | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 |                   |             |             |            |      |              |                        |          |
| F8              | DAC0_OUT/<br>CMP1_IN3/<br>ADCO_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADCO_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADCO_SE23              |                   |             |             |            |      |              |                        |          |
| G7              | RTC_WAKEUP_B                                     | RTC_WAKEUP_B                                     | RTC_WAKEUP_B                                     |                   |             |             |            |      |              |                        |          |
| G8              | XTAL32   | XTAL32   | XTAL32   |                   |             |             |            |      |              |                        |          |
| H8              | EXTAL32  | EXTAL32  | EXTAL32  |                   |             |             |            |      |              |                        |          |
| H7              | VBAT   | VBAT   | VBAT   |                   |             |             |            |      |              |                        |          |
| F7              | PTA0   | JTAG_TCLK/<br>SWD_CLK/<br>EZP_CLK                |  | PTA0              | UART0_CTS_b | FTM0_CH5    |            |      |              | JTAG_TCLK/<br>SWD_CLK  | EZP_CLK  |
| F6              | PTA1   | JTAG_TDI/<br>EZP_DI                              |  | PTA1              | UART0_RX    | FTM0_CH6    |            |      |              | JTAG_TDI               | EZP_DI   |
| F5              | PTA2   | JTAG_TDO/<br>TRACE_SWO/<br>EZP_DO                |  | PTA2              | UART0_TX    | FTM0_CH7    |            |      |              | JTAG_TDO/<br>TRACE_SWO | EZP_DO   |
| F4              | PTA3   | JTAG_TMS/<br>SWD_DIO                             |  | PTA3              | UART0_RTS_b | FTM0_CH0    |            |      |              | JTAG_TMS/<br>SWD_DIO   |          |
| G6              | PTA4/<br>LLWU_P3                                 | NMI_b/<br>EZP_CS_b                               |  | PTA4/<br>LLWU_P3  |             | FTM0_CH1    |            |      |              | NMI_b                  | EZP_CS_b |
| H5              | PTA5   | DISABLED   |  | PTA5              | USB_CLKIN   | FTM0_CH2    |            |      | I2S0_TX_BCLK | JTAG_TRST_b            |          |
| H6              | PTA12  | DISABLED   |  | PTA12             |             | FTM1_CH0    |            |      | I2S0_RXD0    | FTM1_QD_PHA            |          |
| H4              | PTA13/<br>LLWU_P4                                | DISABLED   |  | PTA13/<br>LLWU_P4 |             | FTM1_CH1    |            |      | I2S0_RX_FS   | FTM1_QD_PHB            |          |
| G5              | PTA14  | DISABLED   |  | PTA14             | SPI0_PCS0   | UART0_TX    |            |      | I2S0_RX_BCLK |                        |          |
| G4              | PTA15  | DISABLED   |  | PTA15             | SPI0_SCK    | UART0_RX    |            |      | I2S0_RXD0    |                        |          |
| H3              | PTA16  | DISABLED   |  | PTA16             | SPI0_SOUT   | UART0_CTS_b |            |      | I2S0_RX_FS   |                        |          |
| G3              | PTA17  | ADC1_SE17  | ADC1_SE17  | PTA17             | SPI0_SIN    | UART0_RTS_b |            |      | I2S0_MCLK    |                        |          |
| E6              | VDD  | VDD  | VDD  |                   |             |             |            |      |              |                        |          |
| G2              | VSS  | VSS  | VSS  |                   |             |             |            |      |              |                        |          |
| H2              | PTA18  | EXTAL0   | EXTAL0   | PTA18             |             | FTM0_FLT2   | FTM_CLKIN0 |      |              |                        |          |

| 80<br>WLC<br>SP | Pin Name          | Default                | ALT0                   | ALT1              | ALT2      | ALT3        | ALT4         | ALT5    | ALT6         | ALT7          | EZPORT |
|-----------------|-------------------|------------------------|------------------------|-------------------|-----------|-------------|--------------|---------|--------------|---------------|--------|
| H1              | PTA19             | XTAL0                  | XTAL0                  | PTA19             |           | FTM1_FLT0   | FTM_CLKIN1   |         | LPTMR0_ALT1  |               |        |
| G1              | RESET_b           | RESET_b                | RESET_b                |                   |           |             |              |         |              |               |        |
| F3              | PTB0/<br>LLWU_P5  | ADC0_SE8/<br>ADC1_SE8  | ADC0_SE8/<br>ADC1_SE8  | PTB0/<br>LLWU_P5  | I2C0_SCL  | FTM1_CH0    |              |         | FTM1_QD_PHA  |               |        |
| E3              | PTB1              | ADC0_SE9/<br>ADC1_SE9  | ADC0_SE9/<br>ADC1_SE9  | PTB1              | I2C0_SDA  | FTM1_CH1    |              |         | FTM1_QD_PHB  |               |        |
| F2              | PTB2              | ADC0_SE12              | ADC0_SE12              | PTB2              | I2C0_SCL  | UART0_RTS_b |              |         | FTM0_FLT3    |               |        |
| F1              | PTB3              | ADC0_SE13              | ADC0_SE13              | PTB3              | I2C0_SDA  | UART0_CTS_b |              |         | FTM0_FLT0    |               |        |
| E2              | PTB10             | ADC1_SE14              | ADC1_SE14              | PTB10             | SPI1_PCS0 | LPUART0_RX  |              | FB_AD19 | FTM0_FLT1    |               |        |
| E1              | PTB11             | ADC1_SE15              | ADC1_SE15              | PTB11             | SPI1_SCK  | LPUART0_TX  |              | FB_AD18 | FTM0_FLT2    |               |        |
| E4              | VSS               | VSS                    | VSS                    |                   |           |             |              |         |              |               |        |
| D5              | VDD               | VDD                    | VDD                    |                   |           |             |              |         |              |               |        |
| D1              | PTB16             | DISABLED               |                        | PTB16             | SPI1_SOUT | UART0_RX    | FTM_CLKIN0   | FB_AD17 | EWM_IN       |               |        |
| D2              | PTB17             | DISABLED               |                        | PTB17             | SPI1_SIN  | UART0_TX    | FTM_CLKIN1   | FB_AD16 | EWM_OUT_b    |               |        |
| D3              | PTB18             | DISABLED               |                        | PTB18             |           | FTM2_CH0    | I2S0_TX_BCLK | FB_AD15 | FTM2_QD_PHA  |               |        |
| D4              | PTB19             | DISABLED               |                        | PTB19             |           | FTM2_CH1    | I2S0_TX_FS   | FB_OE_b | FTM2_QD_PHB  |               |        |
| C1              | PTC0              | ADC0_SE14              | ADC0_SE14              | PTC0              | SPI0_PCS4 | PDB0_EXTRG  | USB_SOF_OUT  | FB_AD14 |              |               |        |
| B1              | PTC1/<br>LLWU_P6  | ADC0_SE15              | ADC0_SE15              | PTC1/<br>LLWU_P6  | SPI0_PCS3 | UART1_RTS_b | FTM0_CH0     | FB_AD13 | I2S0_RXD0    | LPUART0_RTS_b |        |
| C2              | PTC2              | ADC0_SE4b/<br>CMP1_IN0 | ADC0_SE4b/<br>CMP1_IN0 | PTC2              | SPI0_PCS2 | UART1_CTS_b | FTM0_CH1     | FB_AD12 | I2S0_TX_FS   | LPUART0_CTS_b |        |
| C3              | PTC3/<br>LLWU_P7  | CMP1_IN1               | CMP1_IN1               | PTC3/<br>LLWU_P7  | SPI0_PCS1 | UART1_RX    | FTM0_CH2     | CLKOUT  | I2S0_TX_BCLK | LPUART0_RX    |        |
| E5              | VSS               | VSS                    | VSS                    |                   |           |             |              |         |              |               |        |
| D6              | VDD               | VDD                    | VDD                    |                   |           |             |              |         |              |               |        |
| A1              | PTC4/<br>LLWU_P8  | DISABLED               |                        | PTC4/<br>LLWU_P8  | SPI0_PCS0 | UART1_TX    | FTM0_CH3     | FB_AD11 | CMP1_OUT     | LPUART0_TX    |        |
| B2              | PTC5/<br>LLWU_P9  | DISABLED               |                        | PTC5/<br>LLWU_P9  | SPI0_SCK  | LPTMR0_ALT2 | I2S0_RXD0    | FB_AD10 | CMP0_OUT     | FTM0_CH2      |        |
| A2              | PTC6/<br>LLWU_P10 | CMP0_IN0               | CMP0_IN0               | PTC6/<br>LLWU_P10 | SPI0_SOUT | PDB0_EXTRG  | I2S0_RX_BCLK | FB_AD9  | I2S0_MCLK    |               |        |
| B3              | PTC7              | CMP0_IN1               | CMP0_IN1               | PTC7              | SPI0_SIN  | USB_SOF_OUT | I2S0_RX_FS   | FB_AD8  |              |               |        |
| A3              | PTC8              | ADC1_SE4b/<br>CMP0_IN2 | ADC1_SE4b/<br>CMP0_IN2 | PTC8              |           | FTM3_CH4    | I2S0_MCLK    | FB_AD7  |              |               |        |
| C4              | PTC9              | ADC1_SE5b/<br>CMP0_IN3 | ADC1_SE5b/<br>CMP0_IN3 | PTC9              |           | FTM3_CH5    | I2S0_RX_BCLK | FB_AD6  | FTM2_FLT0    |               |        |

## Pinout

| 80<br>WLC<br>SP | Pin Name           | Default   | ALT0      | ALT1               | ALT2      | ALT3        | ALT4       | ALT5   | ALT6          | ALT7      | EZPORT |
|-----------------|--------------------|-----------|-----------|--------------------|-----------|-------------|------------|--|---------------|-----------|--------|
| B4              | PTC10              | ADC1_SE6b | ADC1_SE6b | PTC10              | I2C1_SCL  | FTM3_CH6    | I2S0_RX_FS | FB_AD5   |               |           |        |
| A4              | PTC11/<br>LLWU_P11 | ADC1_SE7b | ADC1_SE7b | PTC11/<br>LLWU_P11 | I2C1_SDA  | FTM3_CH7    |            | FB_RW_b  |               |           |        |
| B5              | PTC16              | DISABLED  |           | PTC16              |           | LPUART0_RX  |            | FB_CS5_b/<br>FB_TSIZ1/<br>FB_BE23_16_BLS15_8_b |               |           |        |
| A5              | PTC17              | DISABLED  |           | PTC17              |           | LPUART0_TX  |            | FB_CS4_b/<br>FB_TSIZ0/<br>FB_BE31_24_BLS7_0_b  |               |           |        |
| C5              | PTD0/<br>LLWU_P12  | DISABLED  |           | PTD0/<br>LLWU_P12  | SPI0_PCS0 | UART2_RTS_b | FTM3_CH0   | FB_ALE/<br>FB_CS1_b/<br>FB_TS_b                | LPUART0_RTS_b |           |        |
| B6              | PTD1               | ADC0_SE5b | ADC0_SE5b | PTD1               | SPI0_SCK  | UART2_CTS_b | FTM3_CH1   | FB_CS0_b                                       | LPUART0_CTS_b |           |        |
| A6              | PTD2/<br>LLWU_P13  | DISABLED  |           | PTD2/<br>LLWU_P13  | SPI0_SOUT | UART2_RX    | FTM3_CH2   | FB_AD4   | LPUART0_RX    | I2C0_SCL  |        |
| C6              | PTD3               | DISABLED  |           | PTD3               | SPI0_SIN  | UART2_TX    | FTM3_CH3   | FB_AD3   | LPUART0_TX    | I2C0_SDA  |        |
| B7              | PTD4/<br>LLWU_P14  | DISABLED  |           | PTD4/<br>LLWU_P14  | SPI0_PCS1 | UART0_RTS_b | FTM0_CH4   | FB_AD2   | EWM_IN        | SPI1_PCS0 |        |
| A7              | PTD5               | ADC0_SE6b | ADC0_SE6b | PTD5               | SPI0_PCS2 | UART0_CTS_b | FTM0_CH5   | FB_AD1   | EWM_OUT_b     | SPI1_SCK  |        |
| C7              | PTD6/<br>LLWU_P15  | ADC0_SE7b | ADC0_SE7b | PTD6/<br>LLWU_P15  | SPI0_PCS3 | UART0_RX    | FTM0_CH6   | FB_AD0   | FTM0_FLT0     | SPI1_SOUT |        |
| D7              | PTD7               | DISABLED  |           | PTD7               |           | UART0_TX    | FTM0_CH7   |  | FTM0_FLT1     | SPI1_SIN  |        |

## 5.2 Recommended connection for unused analog and digital pins

The following table shows the recommended connections for analog interface pins if those analog interfaces are not used in the customer's application.

**Table 51. Recommended connection for unused analog interfaces**

| Pin Type        |              | Short recommendation | Detailed recommendation |
|-----------------|--------------|----------------------|-------------------------|
| Analog/non GPIO | PGAx/ADCx    | Float                | Analog input - Float    |
| Analog/non GPIO | ADCx/CMPx    | Float                | Analog input - Float    |
| Analog/non GPIO | VREF_OUT     | Float                | Analog output - Float   |
| Analog/non GPIO | DACx_OUT     | Float                | Analog output - Float   |
| Analog/non GPIO | RTC_WAKEUP_B | Float                | Analog output - Float   |
| Analog/non GPIO | XTAL32       | Float                | Analog output - Float   |

*Table continues on the next page...*

**Table 51. Recommended connection for unused analog interfaces (continued)**

| Pin Type        |                | Short recommendation                  | Detailed recommendation                      |
|-----------------|----------------|---------------------------------------|--|
| Analog/non GPIO | EXTAL32        | Float                                 | Analog input - Float                         |
| GPIO/Analog     | PTA18/EXTAL0   | Float                                 | Analog input - Float                         |
| GPIO/Analog     | PTA19/XTAL0    | Float                                 | Analog output - Float                        |
| GPIO/Analog     | PTx/ADCx       | Float                                 | Float (default is analog input)              |
| GPIO/Analog     | PTx/CMPx       | Float                                 | Float (default is analog input)              |
| GPIO/Digital    | PTA0/JTAG_TCLK | Float                                 | Float (default is JTAG with pulldown)        |
| GPIO/Digital    | PTA1/JTAG_TDI  | Float                                 | Float (default is JTAG with pullup)          |
| GPIO/Digital    | PTA2/JTAG_TDO  | Float                                 | Float (default is JTAG with pullup)          |
| GPIO/Digital    | PTA3/JTAG_TMS  | Float                                 | Float (default is JTAG with pullup)          |
| GPIO/Digital    | PTA4/NMI_b     | 10kΩ pullup or disable and float      | Pull high or disable in PCR & FOPT and float |
| GPIO/Digital    | PTx            | Float                                 | Float (default is disabled)                  |
| USB             | USB0_DP        | Float                                 | Float  |
| USB             | USB0_DM        | Float                                 | Float  |
| USB             | VOUT33         | Tie to input and ground through 10kΩ  | Tie to input and ground through 10kΩ         |
| USB             | VREGIN         | Tie to output and ground through 10kΩ | Tie to output and ground through 10kΩ        |
| VBAT            | VBAT           | Float                                 | Float  |
| VDDA            | VDDA           | Always connect to VDD potential       | Always connect to VDD potential              |
| VREFH           | VREFH          | Always connect to VDD potential       | Always connect to VDD potential              |
| VREFL           | VREFL          | Always connect to VSS potential       | Always connect to VSS potential              |
| VSSA            | VSSA           | Always connect to VSS potential       | Always connect to VSS potential              |

## 5.3 K22 Pinouts

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

## Part identification

|   | 1                | 2                 | 3                | 4                  | 5                 | 6                 | 7                  | 8  | 9                     | 10                    |   |
|---|------------------|-------------------|------------------|--------------------|-------------------|-------------------|--------------------|--|-----------------------|-----------------------|---|
| A | PTC4/<br>LLWU_P8 | PTC6/<br>LLWU_P10 | PTC8             | PTC11/<br>LLWU_P11 | PTC17             | PTD2/<br>LLWU_P13 | PTD5               | PTE1/<br>LLWU_P0                                 | PTE2/<br>LLWU_P1      | PTE3                  | A |
| B | PTC1/<br>LLWU_P6 | PTC5/<br>LLWU_P9  | PTC7             | PTC10              | PTC16             | PTD1              | PTD4/<br>LLWU_P14  | PTE4/<br>LLWU_P2                                 | VDD                   | VSS                   | B |
| C | PTC0             | PTC2              | PTC3/<br>LLWU_P7 | PTC9               | PTD0/<br>LLWU_P12 | PTD3              | PTD6/<br>LLWU_P15  | PTE5   | VOUT33                | USB0_DP               | C |
| D | PTB16            | PTB17             | PTB18            | PTB19              | VDD               | VDD               | PTD7               | VSS  | VREGIN                | USB0_DM               | D |
| E | PTB11            | PTB10             | PTB1             | VSS                | VSS               | VDD               | PTE0/<br>CLKOUT32K | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | ADC0_DP0/<br>ADC1_DP3 | ADC1_DP1/<br>ADC0_DP2 | E |
| F | PTB3             | PTB2              | PTB0/<br>LLWU_P5 | PTA3               | PTA2              | PTA1              | PTA0               | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | ADC0_DM0/<br>ADC1_DM3 | ADC1_DM1/<br>ADC0_DM2 | F |
| G | RESET_b          | VSS               | PTA17            | PTA15              | PTA14             | PTA4/<br>LLWU_P3  | RTC_WAKEUP_B       | XTAL32   | VDDA                  | VREFH                 | G |
| H | PTA19            | PTA18             | PTA16            | PTA13/<br>LLWU_P4  | PTA5              | PTA12             | VBAT               | EXTAL32  | VSSA                  | VREFL                 | H |

**Figure 32. K22F 80 WLCSP pinout diagram (transparent top view)**

## 6 Part identification

### 6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 6.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

## 6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description                 | Values  |
|-------|-----------------------------|---|
| Q     | Qualification status        | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow, full reel</li> <li>P = Prequalification</li> <li>K = Fully qualified, general market flow, 100 piece reel</li> </ul> |
| K##   | Kinetis family              | <ul style="list-style-type: none"> <li>K22</li> </ul>   |
| A     | Key attribute               | <ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>  |
| M     | Flash memory type           | <ul style="list-style-type: none"> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>  |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> </ul>  |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>  |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>C = -40 to 85</li> </ul>   |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>AP = 80 WLCSP (4.13 mm x 3.56 mm x 0.564 mm)</li> <li>BP = 80 WLCSP (4.13 mm x 3.56 mm x 0.321 mm)</li> </ul>  |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>12 = 120 MHz</li> </ul>  |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>R = Tape and reel</li> </ul>   |

## 6.4 Example

This is an example part number:

MK22FN512CAP12R

## 6.5 80-pin WLCSP part marking

The 80-pin WLCSP package parts follow the part-marking scheme in the following table.

**Table 52. 80-pin WLCSP part marking**

| MK Part number  | MK Part Marking |
|-----------------|-----------------|
| MK22FN512CAP12R | MK22FN512CAP12  |
| MK22FN256CAP12R | MK22FN256CAP12  |
| MK22FN512CBP12R | MK22FN512CBP12  |

## 7 Terminology and guidelines

### 7.1 Definitions

Key terms are defined in the following table:

| Term                  | Definition   |
|-----------------------|--|
| Rating                | A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure: <ul style="list-style-type: none"> <li>• <i>Operating ratings</i> apply during operation of the chip.</li> <li>• <i>Handling ratings</i> apply when the chip is not powered.</li> </ul> <b>NOTE:</b> The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings. |
| Operating requirement | A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip  |
| Operating behavior    | A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions   |
| Typical value         | A specified value for a technical characteristic that: <ul style="list-style-type: none"> <li>• Lies within the range of values specified by the operating behavior</li> <li>• Is representative of that characteristic during operation when you meet the <a href="#">typical-value conditions</a> or other specified conditions</li> </ul> <b>NOTE:</b> Typical values are provided as design guidelines and are neither tested nor guaranteed.        |

## 7.2 Examples

*Operating rating:*

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | -0.3 | 1.2  | V    |

*Operating requirement:*

| Symbol          | Description               | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V <sub>DD</sub> | 1.0 V core supply voltage | 0.9  | 1.1  | V    |

*Operating behavior* that includes a *typical value*:


| Symbol          | Description                              | Min. | Typ. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I <sub>WP</sub> | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | µA   |

## 7.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol          | Description         | Value | Unit |
|-----------------|---------------------|-------|------|
| T <sub>A</sub>  | Ambient temperature | 25    | °C   |
| V <sub>DD</sub> | Supply voltage      | 3.3   | V    |

## 7.4 Relationship between ratings and operating requirements



## 7.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 8 Revision History

The following table provides a revision history for this document.

**Table 53. Revision History**

| Rev. No. | Date    | Substantial Changes   |
|----------|---------|---|
| 7        | 08/2016 | <ul style="list-style-type: none"> <li>• Updated the Front Matter</li> <li>• Added Terminology and Guidelines section</li> <li>• Added Device Revision Number Table</li> <li>• Updated Chip Errata naming convention in Related Resource table</li> </ul> |
| 6        | 10/2015 | <ul style="list-style-type: none"> <li>• Throughout: Removed notes related to limited availability of the 80-pin WLCSP (BP)</li> </ul>  |

*Table continues on the next page...*

**Table 53. Revision History (continued)**

| Rev. No. | Date   | Substantial Changes   |
|----------|--------|---|
|          |        | <ul style="list-style-type: none"> <li>• In "Power consumption operating behaviors" section, added "Low power mode peripheral adders—typical value" table</li> <li>• In "Thermal operating requirements" table, in footnote, corrected "<math>T_J = T_A + \Theta_{JA}</math>" to "<math>T_J = T_A + R_{\Theta JA}</math>"</li> <li>• Updated "IRC48M specifications" table</li> <li>• Updated "NVM program/erase timing specifications" table; removed row for <math>t_{hversall}</math> and added row for <math>t_{hversblk256k}</math></li> <li>• Updated "Flash command timing specifications" table; added rows for <math>t_{rd1blk256k}</math> and <math>t_{ersblk256k}</math></li> <li>• In "Slave mode DSPI timing (limited voltage range)" table, added footnote regarding maximum frequency of operation</li> <li>• Added new section, "Recommended connections for unused analog and digital pins"</li> </ul> |
| 5        | 4/2015 | Initial public release  |

**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:[nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. The USB-IF Logo is a registered trademark of USB Implementers Forum, Inc. All rights reserved.

© 2014–2016 NXP B.V.

Document Number K22P80M120SF7  
Revision 7, 08/2016

