RENESAS

M16C/6S Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

R01DS0201EJ0502 Rev.5.02 Dec 25, 2012

Overview

The M16C/6S group are highly integrated single-chip microcomputers with PLC (Power Line Communication) modem core and AFE (Analog Front End) in a 64-pin plastic molded LQFP package, which incorporates IT800 PLC modem technology developed by Yitran Communications Ltd. M16C/60 Series CPU core enables a high level of code efficiency and high-speed operation. In addition, the implementation of Yitran's patented DCSK (Differential Code Shift Keying) spread spectrum modulation technique in the IT800 modem core enables extremely robust communication over the existing electrical wiring, with data rates up to 7.5Kbps. The M16C/6S complies with worldwide regulations (FCC part 15, ARIB and CENELEC bands) and is suitable for a variety of narrowband applications like smart metering and home networking.

Applications

Power Line Communication

Overview	1
Memory	10
Central Processing Unit (CPU)	11
SFR	13
Reset	19
Processor Mode	23
Clock Generation Circuit	27
Protection	46
Interrupts	47
Watchdog Timer	66
DMAC	68
Timers	78
Timer A	79

-----Table of Contents-----

Serial I/O	92
Clock Synchronous serial I/O Mode	101
UART Mode	109
Special Mode	117
SI/O3 and SI/O4	132
Programmable I/O Ports	137
Electrical Characteristics	149
Flash Memory Version	160
IT800AFE (Analog Front End)	186
Usage Notes	191
APPENDIX	201

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

RENESAS

Performance Outline

Table 1.1.1 lists performance outline of M16C/6S group.

Table 1.1.1.	Performance outline of M16C/6S group
--------------	--------------------------------------

	ltem		Performance
CPU	Number of basic instructions		91 instructions
	Minimum Instruction Execution time		65.1 ns (f(BCLK)= 15.36MHz, Vcc= 3.0V to 3.6V)
	Operation Mode		Single-chip mode
	Memory Space		1M Byte
	Memory Capacity	ROM	See Tables 1.1.3 and 1.1.4 Product List
		RAM	24K Byte
Peripheral	Port		Input/Output : 21 pins, Input : 1 pin
Function	Multifunction Timer		Timer A : 16 bits x 5 channels,
	Serial I/O		2 channels
			Clock synchronous, UART, I ² C bus ⁽¹⁾ ,
			1 channel
			UART, I ² C bus ⁽¹⁾ ,
			2 channels
			Clock synchronous(*)
			(*) 1 channel is internally connected to IT800
	DMAC		2 channels
	Watchdog Timer		15 bits x 1 channel (with prescaler)
	Interrupt		21 internal and 3 external sources, 4 software sources, 7 levels
	Clock Generation C	ircuit	2 circuits
			Main clock generation circuit with PLL synthesizer (*),
			On-chip oscillator,
			(*) This circuit contains a built-in feedback resister.
Electrical	Power supply voltage	-	3.0V to 3.6V
	Power Consumption		70mA (Vcc= VccA= 3.3V, f(XIN)= 5.12MHz)
Flash memory			3.0V to 3.6V (Topr= 0 to 60°C)
Version	Program and Erase Endurance		100 times
Power consur			70mA (Vcc= VccA= 3.3V, f(XIN)= 5.12MHz)
Operating Am	bient Temperature ⁽²	2)	-20 to 85°C
			-40 to 85°C
			-40 to 105°C
Package			64-pin plastic mold LQFP

Notes:

1. I²C Bus is a registered trademark of Koninklijke Philips Electronics N. V.

2. See Tables 1.1.5 and 1.1.6 Product code for version of expanded operating ambient temperature.



IT800 PHY performance outline of M16C/6S group.

The IT800 PHY is a PLC optimized Physical Layer (PHY) which consists of IT800 modem core and internal AFE (Analog Front End). The implementation of Yitran's patented DCSK spread spectrum modulation technique in the IT800 modem core enables extremely robust communication over the existing electrical wiring, with data rates up to 7.5Kbps. In addition to the inherent interference immunity provided by the DCSK modulation, the IT800 PHY utilizes several mechanisms for enhanced communication robustness, such as forward short block soft decoding error correction algorithm and special synchronization algorithms.

The IT800PHY communicates M16C core with clock synchronous serial I/O, interrupt and input/output ports in M16C/6S (Note). M16C/6S requires external AFE. Table 1.1.2 lists IT800 PHY performance outline of M16C/6S group.

	ltem	Performance		
Features		High immunity to signal fading, various noise characteristics,		
		impedance modulation and phase/frequency distortion		
		High in-phase and cross-phase reliability		
Modulation Technic	que	DCSK (Differential Code Shift Keying)*		
		*Yitran patented modulation technique		
Error Correction/De	etection	Forward short-block soft decoding error correction mechanism,		
		CRC-16		
Complies with W/W	mplies with W/W Regulations FCC, ARIB, EN50065-1-CENELEC			
Data Rate &	FCC & ARIB	120-400 KHz		
Frequency Band		7.5Kbps Standard Mode (SM)		
		5.0Kbps Robust Mode (RM)		
		1.25Kbps Extremely Robust Mode (ERM)		
	CENELEC	A-Band (Outdoor): 20-80 KHz		
		B-Band (Indoor): 95-125 KHz		
		2.5 Kbps Robust Mode (RM)		
		0.625Kbps Extremely Robust Mode (ERM)		
Internal AFE		10bit-D/A converter, preamp,		
		1bit-A/D converter x 3 channels		

Table 1.1.2.	IT800 PHY	performance o	utline of	M16C/6S	aroup
	1100011111	perior marioe o		111100/00	gioup

Note:

Direct operation of IT800 PHY is not recommended. Since the Layer 2 (DLL) handles the channel access procedure, using the IT800DLL as such assures coexistence with other IT800 technology based products, regardless of the vendor, protocol and the application. There is NO such coexistence if the device is used in direct operation of IT800 PHY. Note that the coexistence here is not with other technologies but with other IT800 technology based products. As for details, please refer to the next section and Appendix.


About Firmware

Renesas recommends IT800DLL (Product name: D2DL) as a Data Link Layer (DLL) of M16C/6S group. The IT800 DLL is a PLC optimized DLL especially for the products based on Yitran's IT800 technology. For availability of IT800DLL, please contact Renesas technical support representative. For more details about the IT800DLL advantages, please refer to Appendix.



Block Diagram and PLC application Outline

Figure 1.1.1 is a block diagram of the M16C/6S group and PLC application Outline.



RENESAS

Current of Dec. 2012

Product List

Tables 1.1.3 and 1.1.4 list the M16C/6S group product and Figure 1.1.2 shows the type numbers, memory sizes and packages.

Table 1.1.3.	Product List	(1) M16C/6S
--------------	--------------	-------------

		.,				
	Type No.	ROM capacity	RAM capacity	Package type	Remarks	Product Code
M30	06S0FAGP	96K bytes	24K bytes	PLQP0064KB-A (64P6Q-A)	Flash memory	U3, U5

Table 1.1.4. Product List (2) M16C/6S D-version

Current Current					Current of Dec. 2012
Type No.	ROM capacity	RAM capacity	Package type	Remarks	Product Code
M306S0F8DGP	64K bytes	24K bytes	PLQP0064KB-A (64P6Q-A)	Flash memory	U3
M306S0FADGP	96K bytes	24K bytes	PLQP0064KB-A (64P6Q-A)	Flash memory	U3




Figure 1.1.2. Type No., Memory Size, and Package



Dreadwat		Interna	al ROM	Microcomputer		
Product Code	Package	E/W cycles	Temperature range	operating temperature		
U3	LEAD free	100	0°C to 60°C	-40°C to 85°C		
U5		100		-20°C to 85°C		

Table 1.1.5. Product Code (1) M16C/6S

Table 1.1.6. Product Code (2) M16C/6S D-version

Due du et	Internal ROM			Microcomputer	
Product Code	Package	E/W cycles	Temperature range	operating temperature	
U3	LEAD free	100	0°C to 60°C	-40°C to 105°C	




Figure 1.1.3. Marking (Top View)



Pin Configuration

Figures 1.1.4 show the pin configurations (top view).




Figure 1.1.4. Pin Configuration (Top View)



Table 1.1.7 Pin Description (1)

		<u> </u>	- /		
Pin name	Signal name	I/O type	Function		
Vcc, Vss	Power supply input		Apply 3.0V to 3.6V to the Vcc pin. Apply 0V to the Vss pin.		
CNVss	CNVss	Input	This is a pin for changing flash memory mode. Usually, connect to Vss.		
RESET	Reset input	Input	"L" on this input resets the microcomputer.		
Xin	Clock input	Input	I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT (3). To use the external clock, input the clock from		
Xout	Clock output	Output	XIN and leave XOUT open.		
VccA	Analog power supply input		This pin is a power supply input of analog circuit. Connect to Vcc.		
VssA	Analog power supply input		This pin is a power supply input of analog circuit. Connect to Vss.		
GND/TST	Input for test	Input	This is input pin for test. Connect to Vss.		
P15	I/O port P1	Input/output	This is an 1-bit I/O port equivalent to P6. By choosing by the program, it functions as an input pin of INT interrupt.		
Vcc25	Power supply		It is the 2.5V power supply pin which is carrying out internal generating. Connect Vcc25 two pins each other and add stabilization capacity.		
P60 to P67	I/O port P6	Input/output	This is the 8-bit I/O port of CMOS. It has a direction register for choosing I/O, and is made for every pin in an input port or an output port. An input port can choose the existence of pull-up resistance in a 4-bit unit by the program. It functions as an I/O pin of what is chosen by the program which are therefore UART0 and UART1.		
P70, P71, P73, P74, P76	I/O port P7	Input/output	It is an I/O port with a function equivalent to P6 (however, P70 N channel open-drain output). By choosing by the program, it functions as an I/O pin of timers A0 to A3. Moreover, P70 to P73 function also as an I/O pin of UART2.		
P80, P81, P83, P84, P85	I/O port P8	Input/output	P80, P81, P83, and P84 are I/O ports with a function equivalent to P6. By choosing by the program, P80 to P81 function as an I/O pin of timer A4, and P83 to P84 functions as an input pin of INT interruption.		
	Input port P85	Input	P85 cannot be used as general input pin. Pull-up resistance cannot set up this pin. This pin must be pulled-up externally to Vcc, and be fixed to "H".		
P90 to P92	I/O port P9	Input/output	It is an I/O port with a function equivalent to P6. It functions as an I/O pin of SILO3 by choosing by the program.		
TS	Output port TS	Output	This is the pin with which IT800 controls ON/OFF of an output to the external transmission AMP at the time of power line communication.		
P10	Inner port P10	keep Input	Port for IT800 Testing. Please set Direction Register PD1_0 "0" for keeping Input.		
P11	Inner port P11	keep Input	Port for AFE Testing. Please set Direction Register PD1_1 "0" for keeping Input.		
P40	Inner port P40	Output to IT800	I/O Port for communication between M16C Core and IT800 Modem. Please set Direction Register PD4_0 "1" to Output a signal to IT800. The output signal is connected to TXnRX of IT800 inside of chip.		
P41	Inner port P41	Input from IT800	I/O Port for communication between M16C Core and IT800 Modem (Note.1). Please set Direction Register PD4_1 "0" to Input a signal from IT800. The TS signal is input from IT800 inside of chip.		
P42	Inner port P42	Output to IT800	I/O Port for communication between M16C Core and IT800 Modem. Please set Direction Register PD4_2 "1" to Output a signal to IT800. The output signal is connected to CLR of IT800 inside of chip.		
P53	Inner port P53	Input from IT800	I/O Port for communication between M16C Core and IT800 Modem (Note.1). Please set Direction Register PD5_3 "0" to Input a signal from IT800. The nCD0 signal is input from IT800 inside of chip.		
P54	Inner port P54	Input from IT800	I/O Port for communication between M16C Core and IT800 Modem (Note.1). Please set Direction Register PD5_4 "0" to Input a signal from IT800. The nCD1 signal is input from IT800 inside of chip.		
P56	Inner port P56	Output to IT800	I/O Port for communication between M16C Core and IT800 Modem. Please set Direction Register PD5_6 "1" to Output a signal to IT800. The output signal is connected to nPHY_RES of IT800 inside of chip.		
P82	Inner port P82	Input from IT800	I/O Port for communication between M16C Core and IT800 Modem (Note.1). nINT signal of IT800 is connected to this port inside of chip for carrying out Interrupt function by software.		
P95	Inner port P95	Output to IT800	I/O Port for communication between M16C Core and IT800 Modem. This port is connected to DCLK signal of IT800 inside of chip as SILO4 CLK4 functional Output port by choosing by the program.		
P96	Inner port P96	Output to IT800	I/O Port for communication between M16C Core and IT800 Modem. This port is connected to DI signal of IT800 inside of chip as SILO4 SOUT4 functional Output port by choosing by the program.		
P97	Inner port P97	Input from IT800	I/O Port for communication between M16C Core and IT800 Modem. This port is connected to DI signal of IT800 inside of chip as SILO4 SOUT4 functional Input port by choosing by the program.		

NOTES:

- 1. In case of Direction Register "1", any signal is not output from M16C to assigned signal of IT800 . Refer to Programmable I/O Ports pages.
- 2. Ask the oscillator maker the oscillation characteristic.

Pin name	I/O type	Function
PRE-BOUT	Output	This is a pre-amp buffer output.
PRE-INN	Input	This is a pre-amp differential signal input.
PRE-INP	Input	This is a pre-amp differential signal input.
VREF	Input	This is the reference voltage input of amplifier common to channels 1, 2, and 3.
VDCCN	Input	This is a pin for a test. Usually, please carry out a pull-up.
AMP1-IN	Input	This is a channel 1 amplifier input.
AMP1-OUT	Output	This is a channel 1 amplifier output.
AMP2-IN	Input	This is a channel 2 amplifier input.
AMP2-OUT	Output	This is a channel 2 amplifier output.
AMP3-IN	Input	This is a channel 3 amplifier input.
AMP3-OUT	Output	This is a channel 3 amplifier output.
CHI-INP	Input	This is a channel 1 comparator differential input.
CHI-INN	Input	This is a channel 1 comparator differential input.
FB1	Output	This is a channel 1 comparator feedback output.
CH2-INP	Input	This is a channel 2 comparator differential input.
CH2-INN	Input	This is a channel 2 comparator differential input.
FB2	Output	This is a channel 2 comparator feedback output.
CH3-INP	Input	This is a channel 3 comparator differential input.
CH3-INN	Input	This is a channel 3 comparator differential input.
FB3	Output	This is a channel 3 comparator feedback output.
IOUTC	Output	This is the differential current output of DAC.
IOUT	Output	This is the differential current output of DAC.
REXT	Input	This is for external reference resistor of DAC.
IFLT	Input	This is the pin for low path filters of PLL.

Table 1.1.8 Pin Description (2) (Analog pin)



Memory

Figure 1.2.1 is a memory map of the M16C/6S group. The address space extends the 1M bytes from address 0000016 to FFFF16.

The internal ROM is allocated in a lower address direction beginning with address FFFFF16. For example, a 96-Kbyte internal ROM is allocated to the addresses from E800016 to FFFFF16.

The fixed interrupt vector table is allocated to the addresses from FFFDC16 to FFFFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 24-Kbytes internal RAM is allocated to the addresses from 0040016 to 063FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60, M16C/20, and M16C/Tiny Series Software Manual."




Figure 1.2.1. Memory Map



Central Processing Unit (CPU)

Figure 1.3.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 1.3.1. Central Processing Unit Register

(1) Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).



(3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

• Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

• Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

• Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

• Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

• Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.



SFR

Address	Register		Symbol	After reset
000016				
000116				
000216				
000316		(1) - (2, 0)	DMO	
000416	Processor mode register 0	(Note 2)	PM0 PM1	XXXX0X002 (CNVss pin is "L 00XX10X02
000516	Processor mode register 1 System clock control register 0		CM0	010010002
000616			CM1	
000716	System clock control register 1		CIVIT	001000002
000816	Address match interrupt enable register		AIER	XXXXXX002
000916 000A16	Protect register		PRCR	XX0000002
000A16			TROIT	7//000002
000B16	Oscillation stop detection register	(Note 3)	CM2	0000X0002
000D16		(11018-5)	CIVIZ	000070002
000D16	Watchdog timer start register		WDTS	??16
000E16	Watchdog timer control register		WDC	00?????2
001016	Address match interrupt register 0		RMAD0	
001016	Address match interrupt register 0		RIVIADU	0016 0016
001216				X016
				AU16
001316	Address match interrupt register 1		RMAD1	0016
001416	Address match interrupt register 1		RIVIAUT	0016
001516				X016
001716				AU16
001816				
001916				
001318 001A16				
001B16				
001D16				
001D16				
001D16	Processor mode register 2		PM2	XXX000002
001E18				
0012016	DMA0 source pointer		SAR0	??16
002016			UARO	??16
002216				X?16
002316				X:10
002416	DMA0 destination pointer		DAR0	??16
002516	Divide destination pointer		DAILO	??16
002616				X?16
002716				X:10
002816	DMA0 transfer counter		TCR0	??16
002916			10110	??16
002A16				1110
002B16				
002C16	DMA0 control register		DM0CON	00000?002
002D16			2.1100011	00000.002
002E16				
002F16				
003016	DMA1 source pointer		SAR1	??16
003116	DMA1 source pointer		JAN I	??16
003216				X?16
003316				A: 10
003416	DMA1 destination pointer		DAR1	??16
003516				??16
003616				X?16
003716				
003816	DMA1 transfer counter		TCR1	??16
003916				??16
003A16				::10
003B16				
003C16	DMA1 control register		DM1CON	00000?002
			LINICON	000001002
003D16				
003D16 003E16				

Note 1: The blank areas are reserved and cannot be used by users. Note 2: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset. Note 3: The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.

X : Nothing is mapped to this bit ? : Undefined



Address	Register	Symbol	After reset
004016			
004116			
004216			
004316		INITOLO	XXX000000
004416	INT3 interrupt control register	INT3IC	XX00?0002
004516 004616	UART1 BUS collision detection interrupt control register	U1BCNIC	XXXX?0002
004016	UARTO BUS collision detection interrupt control register	UOBCNIC	XXXX?0002
004718	SI/O4 interrupt control register (S4IC)	S4IC	XX00?0002
004916	SI/O3 interrupt control register	S3IC	XX00?0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXX?0002
004B16	DMA0 interrupt control register	DM0IC	XXXX?0002
004C16	DMA1 interrupt control register	DM1IC	XXXX?0002
004D16			
004E16			
004F16	UART2 transmit interrupt control register	S2TIC	XXXX?0002
005016	UART2 receive interrupt control register	S2RIC	XXXX?0002
005116	UART0 transmit interrupt control register	SOTIC	XXXX?0002
005216	UARTO receive interrupt control register	SORIC	XXXX?0002
005316 005416	UART1 transmit interrupt control register UART1 receive interrupt control register	S1TIC S1RIC	XXXX?0002 XXXX?0002
005416	Timer A0 interrupt control register	TAOIC	XXXX?0002
005616	Timer A1 interrupt control register	TAIIC	XXXX?0002
005716	Timer A2 interrupt control register	TA2IC	XXXX?0002
005816	Timer A3 interrupt control register	TA3IC	XXXX?0002
005916	Timer A4 interrupt control register	TA4IC	XXXX?0002
005A16			
005B16			
005C16			
005D16	INT0 interrupt control register	INTOIC	XX00?0002
005E16	INT1 interrupt control register	INT1IC	XX00?0002
005F16	INT2 interrupt control register	INT2IC	XX00?0002
006016			
006116			
006216			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16 006F16			
006F16 007016			
007016			
007116			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007C16 007D16			
007D16 007E16			
007E16			

Note :The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined



Address	Dogistor	Symbol	After recet
Address 008016	Register	Symbol	After reset
008016			
008116			
008316			
008416			
008516			
008616			
≈			≈
01B016			
01B116			
01B216			
01B316			
01B416			
01B516	Flash memory control register 1	FMR1	0?00??0?2
01B616	Electronic control as also a		00000001-
01B716	Flash memory control register 0	FMR0	??0000012
01B816	Address match interrupt register 2	RMAD2	0016
01B916			0016
01BA16 01BB16	Address motob interrupt anoble register 0		X016
01BB16 01BC16	Address match interrupt enable register 2	AIER2	XXXXXX002
01BC16 01BD16	Address match interrupt register 3	RMAD3	0016
01BD16 01BE16			0016 X016
01BF16			Λυιο
5.5110			
≈			~
ĩ			~
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A16			
025B16			
025C16			
025D16			
025E16	Peripheral clock select register	PCLKR	000000112
025F16			
≈			~
			~
033016			
033016			
033116			
033316			
033416			
033516			
033616			
033716			
033816			
033916			
033A16			
033B16			
033C16			
033D16			
033E16			
033F16			

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined



Address	Register	Symbol	After reset
034016			
034116			
034216			
034316			
034416			
034516			
034616			
034716			
034816			
034916			
034A16			
034B16 034C16			
034C16			
034E16			
034F16			
035016			
035116			
035216			
035316			
035416			
035516			
035616			
035716			
035816			
035916			
035A16			
035B16 035C16			
035C16 035D16			
035E16	Interrupt cause select register 2	IFSR2A	00XXXXXX2
035F16	Interrupt cause select register	IFSR	0016
036016	SI/O3 transmit/receive register	S3TRR	??16
036116		Contra	
036216	SI/O3 control register	S3C	01000002
036316	SI/O3 bit rate generator	S3BRG	??16
036416	SI/O4 transmit/receive register	S4TRR	??16
036516			
036616	SI/O4 control register	S4C	01000002
036716	SI/O4 bit rate generator	S4BRG	??16
036816			
036916			
036A16			
036B16			0010
036C16		U0SMR4	
036D16	UART0 special mode register 3 UART0 special mode register 2	U0SMR3 U0SMR2	000X0X0X2 X00000002
036E16 036F16	UARTO special mode register 2	U0SMR2	X00000002 X00000002
036F16	UART1 special mode register 4	U1SMR4	0016
037016	UART1 special mode register 3	U1SMR3	000X0X0X2
037216	UART1 special mode register 3	U1SMR3	X00000002
037316	UART1 special mode register	U1SMR	X00000002
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X0000002
037716	UART2 special mode register	U2SMR	X0000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate generator	U2BRG	??16
037A16	UART2 transmit buffer register	U2TB	???????2
037B16			XXXXXXX?2
037C16	UART2 transmit/receive control register 0	U2C0	000010002
037D16	UART2 transmit/receive control register 1	U2C1	00000102
037E16	UART2 receive buffer register	U2RB	???????2
037F16			????XX?2

Note : The blank areas are reserved and cannot be used by users. X : Nothing is mapped to this bit ? : Undefined



Address 038016

> 038116 038216

038316

038416

038516 038616

038716

038816 038916 038A16

038B16 038C16

038D16 038E16

039716 039816

039916

039A16 039B16 039C16 039D16 039E16 039F16 03A016

03A116

03A216

03A316 03A416

03A516

03A616

03A716 03A816

03A916

03AA16

03AB16 03AC16

03AD16 03AE16

03AF16

03B016

03B116 03B216 03B316 03B416 03B516 03B616 03B716

03B816

03B916

03BA16 03BB16 03BC16

Register	Symbol	After reset
Count start flag	TABSR	0016
- Count start hug	II DOIL	0010
One-shot start flag	ONSF	0016
Trigger select register	TRGSR	0016
Up-down flag	UDF	0016
Timer A0 register	TAO	??16
-		??16
Timer A1 register	TA1	??16
		??16
Timer A2 register	TA2	??16
		??16
Timer A3 register	TA3	??16
		??16
Timer A4 register	TA4	??16
		??16
T ' AO I ' <i>i</i>	TACMO	0.010
Timer A0 mode register	TAOMR	0016
imer A1 mode register	TA1MR	0016
imer A2 mode register	TA2MR	0016
imer A3 mode register	TA3MR	0016
mer A4 mode register	TA4MR	0016
		-
JART0 transmit/receive mode register	U0MR	0016
JARTO transmitteceive mode register	U0BRG	??16
UART0 transmit buffer register	U0TB	????????
		XXXXXXX?2
UART0 transmit/receive control register 0	U0C0	000010002
UART0 transmit/receive control register 0	U0C1	0000010002
UARTO receive buffer register	UORB	????????2
		????XX?2
UART1 transmit/receive mode register	U1MR	0016
UART1 bit rate generator	U1BRG	??16
UART1 transmit buffer register	U1TB	???????2
-		XXXXXXX?2
JART1 transmit/receive control register 0	U1C0	000010002
JART1 transmit/receive control register 1	U1C1	000000102
JART1 receive buffer register	U1RB	???????2
	1	000001/1/0-

03BD16 03BE16 03BF16

Note : The blank areas are reserved and cannot be used by users.

UART transmit/receive control register 2

DMA0 request cause select register

DMA1 request cause select register

X : Nothing is mapped to this bit

? : Undefined

SFR



?????XX?2

X0000002

0016

0016

UCON

DM0SL

DM1SL

Address	Register	Symbol	After reset
03C016			
03C116			
03C216			
03C316			
03C416			
03C516			
03C616			
03C716			
03C816			
03C916			
03CA16		_	
03CB16			
03CC16			
03CD16			
03CE16			
03CF16			
03D016			
03D116			
03D216			
03D316			
03D416			
03D516			
03D616			
03D716			
03D816			
03D916			
03DA16			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
03E016			
03E016	Port P1 register	P1	??16
03E216			::10
03E216 03E316	Port P1 direction register	PD1	0016
03E316 03E416			0018
03E516			
03E616			
03E716	Deat D4 as alstan	D 4	0010
03E816	Port P4 register	P4	??16
03E916	Port P5 register	P5	??16
03EA16	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16	Port P6 register	P6	??16
03ED16	Port P7 register	P7	??16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	??16
03F116	Port P9 register	P9	??16
03F216	Port P8 direction register	PD8	00X000002
03F316	Port P9 direction register	PD9	0016
03F416			
03F516			
03F616			
03F716			
03F816			
03F916			
03FA16			
03FB16		1	
03FC16	Pull-up control register 0	PUR0	0016
03FC16 03FD16	Pull-up control register 1	PUR1	00000002
03FE16	Pull-up control register 2	PUR2	0016
03FF16	Port control register	PCR	0016

Note 1: The blank areas are reserved and cannot be used by users.

X : Nothing is mapped to this bit ? : Undefined



Reset

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 1.5.1). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence. Table 1.5.1 shows the statuses of the other pins while the $\overrightarrow{\text{RESET}}$ pin is "L". Figure 1.5.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

- 1. When the power supply is stable
- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Supply a clock for 20 cycles or more to the XIN pin.
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

2. Power on

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Supply a clock for 20 cycles or more to the XIN pin.
- (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.



Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.




Figure 1.5.1. Example Reset Circuit

Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Oscillation Stop Detection Reset

Where the CM27 bit in the CM2 register is "0" (reset at oscillation stop detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to the section "oscillation stop, re-oscillation detection function".

At oscillation stop detection reset, some SFR's are not initialized. Refer to the section "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.






Figure 1.5.2. Reset Sequence



Table 1.5.1. Pin Status When RESET Pin Level is "L"

	Status	
Pin name	CNVss = Vss	
P15, P60 to P67, P70, P71, P73,	Input port	
P74, P76, P80, P81,		
P83, P84, P85, P90 to P92, TS		




Figure 1.5.3. CPU Register Status After Reset



Processor Mode

(1) Setting Processor Modes

Processor mode is available only: single-chip mode.

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register.

Table 1.6.1 shows the processor mode after hardware reset. Table 1.6.2 shows the PM01 to PM00 bits set values and processor modes. For setting Single-chip mode. CNVss should be kept Vss level. And PM01 to PM00 of PM0 register should be set "00."

Table 1.6.1. Processor Mode After Hardware Reset

CNVSS pin input level	Processor mode
Vss	Single-chip mode
Vcc Flash Memory Mode	

Table 1.6.2. PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM00 bits	Processor modes	
002	Single-chip mode	
012		
102	Must not be set	
112		

Figure 1.6.4 show the memory map in single chip mode.



(2) Setting PLC Mode

PLC mode is simply set by putting P15 High level during RESET.




Figure 1.6.1. PLC mode by P15 simply setting

	min	typ	max	
TR	40us			

5us

5us

Table 1.6.3. RESET and P15 Input

Tset up

THOLD







Figure 1.6.2. PM0 Register



RENESAS




Figure 1.6.4. Memory Map in Single Chip Mode



Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) On-chip Oscillator (oscillation stop detect function)

Table 1.7.1 lists the clock generation circuit specifications. Figure 1.7.1 shows the clock generation circuit. Figures 1.7.2 to 1.7.5 show the clock-related registers.

Item	Main clock oscillation circuit	On-chip Oscillator
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source
Clock frequency	5.12 MHz	About 1 MHz
Usable oscillator	Crystal oscillator (Note 1)	
Pins to connect oscillator	Xin, Xout	
Oscillation stop, restart function	No	Presence
Oscillator status after reset	Oscillating	Stopped
Other	Externally derived clock can be input	

Table 1.7.1. Clock Generation Circuit Specifications

Note. Operating frequency must be 5.12 MHz, overall accuracy must be less than 150 ppm.






Figure 1.7.1. Clock Generation Circuit



System clock control	Symbol CM0	Address 000616	After reset 010010002	
	Bit symbol	Bit name	Function	RW
·	(b1-b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		
	CM02	WAIT peripheral function clock stop bit (Note 3)	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode	RW
·····	(b4-b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		
	(b5)	Reserved bit	Should be set to "0".	RW
	CM06	Main clock division select bit 0 (Notes 5, 13)	0 : CM16 and CM17 valid 1 : Division by 8 mode	RW
	(b7)	Reserved bit	Should be set to "0".	RW
the CM06 bit is set t Note 3: When the PM21 bit Note 4: To use the main cloo (1) Wait until td(M-L (2) Set the CM21 to Note 5: During On-chip Osc	mode from hig to "1" (divide-b of PM2 registe ck as the clock .) elapses or th "0". cillator low pow	gh or middle speed mode, C y-8 mode). er is set to "1" (clock modific: k source for the CPU clock, f ne main clock oscillation stat ver dissipation mode, the div	On-chip Oscillator mode or On-chip Oscillator low power r ation disable), writing to the CM02 bits has no effect. follow the procedure below.	17 to

Figure 1.7.2. CM0 Register



b7 b6 b5 b4 b3 b2 b1 b0 1 0 0 0 0 0 0 0 0 0	Symbol CM1	Address 000716	After reset 001000002	
	Bit symbol	Bit	Function	RW
	CM10	All clock stop control bit (Notes 3, 4)	0 : Clock on 1 : All clocks off (stop mode)	RW
	(b4-b1)	Reserved bit	Must set to "0"	RW
	(b5)	Reserved bit	Must set to "1"	RW
	CM16	Main clock division select bit 1 (Note 2)	0 0 : No division mode 0 1 : Division by 2 mode 1 0 : Division by 4 mode 1 1 : Division by 16 mode	RW
	CM17			RW
Note 2: Effective when the Note 3: When the CM20 bi CM10 bit to "1". Note 4: When the PM21 bi	CM06 bit is "0' t of CM2 regist t of PM2 regist	er is set to "1" (clock modific		

Figure 1.7.3. CM1 Register



	Symbol CM2	Address 000C16	After reset 0X0000002(Note 10)	
	Bit symbol	Bit name	Function	RW
	CM20	Oscillation stop, re- oscillation detection bit (Notes 7, 8, 9, 10)	 0: Oscillation stop, re-oscillation detection function disabled 1: Oscillation stop, re-oscillation detection function enabled 	RW
· · · · · · · · · · · · · · · · · · ·	CM21	System clock select bit 2 (Notes 2, 3, 6, 10)	0: Main clock (On-chip Oscillator turned off) 1: On-chip Oscillator clock (On-chip Oscillator oscillating)	RW
	CM22	Oscillation stop, re- oscillation detection flag (Note 4)	0: Main clock stop, re-oscillation not detected 1: Main clock stop, re-oscillation detected	RW
	CM23	XIN monitor flag (Note 5)	0: Main clock oscillating 1: Main clock turned off	RO
	(b5-b4)	Reserved bit	Must set to "0"	RW
	(b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
	CM27	Operation select bit (when an oscillation stop, re-oscillation is detected) (Note 10)	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW
(oscillation stop, re- CM21 bit is set to "7 Note 3: If the CM20 bit is "1 Note 4: This bit becomes "1 changes from "0" to	is "1" (oscillation oscillation dete (" (On-chip Osc and the CM2 and the CM2 at main clock "1", there arise uses for oscillat essing program am, no change	on stop, re-oscillation detect action interrupt), and the CF cillator clock) if the main clo 3 bit is "1" (main clock turnet stop detection and main c e oscillation stop, re-oscillat tion stop, re-oscillation detect n. By writing "0" in the prog is identified for the bit. Als	ction function enabled), the CM27 bit PU clock source is the main clock, the	e is bit ster to nterrup en "1" is e occur

Figure 1.7.4. CM2 Register






Figure 1.7.5. PCLKR Register and PM2 Register



The following describes the clocks generated by the clock generation circuit.

(1) Main Clock

Main clock is supplied by IT800 with a tripled clock of XIN (main clock oscillator).

This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 1.7.6 shows the examples of main clock connection circuit.

After reset, the main clock divided by 8 is selected for the CPU clock.

Even if XIN input stops, main clock oscillator does not stop.

During stop mode, all clocks of internal M16C core including the main clock are turned off. Refer to "power control".




Figure 1.7.6. Examples of Main Clock Connection Circuit



(3) On-chip Oscillator Clock

This clock, approximately 1 MHz, is supplied by a On-chip Oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit of PM2 register is "1" (On-chip Oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer.

After reset, the On-chip Oscillator clock is turned off. It is turned on by setting the CM21 bit of CM2 register to "1" (On-chip Oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock.



CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, or On-chip Oscillator clock. If the main clock or On-chip Oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value. After reset, the main clock divided by 8 provides the CPU clock.

Note that when entering stop mode from high or middle speed mode or On-chip Oscillator mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

(2) Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock, or On-chip Oscillator clock by dividing them by i. The clock fi is used for timers A, and fisio is used for serial I/O.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, and fisio clocks are turned off.



Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into three modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Where the CPU clock source is changed from the On-chip Oscillator to the main clock, change the operation mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit of CM0 register was set to "1") in the On-chip Oscillator mode.

High-speed Mode

The main clock divided by 1 provides the CPU clock.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock.

On-chip Oscillator Mode

The On-chip Oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The Onchip Oscillator clock is also the clock source for the peripheral function clocks.



Modes		CM2 register	CM1 register	CM0 register
		CM21	CM17, CM16	CM06
High-speed	d mode	0	002	0
Medium-	divided by 2	0	012	0
speed mode	divided by 4	0	102	0
mode	divided by 8	0		1
	divided by 16	0	112	0
On-chip oscillator mode	divided by 1	1	002	0
	divided by 2	1	012	0
	divided by 4	1	102	0
	divided by 8	1		1
	divided by 16	1	112	0

Table 1.7.2. Setting Clock Related Bit and Modes

(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit of PM2 register is "1" (On-chip Oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, and On-chip Oscillator clock are on, the peripheral functions using these clocks keep operating.

• Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, and f32SIO clocks are turned off when in wait mode, with the power consumption reduced that much.

• Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

Table 1.7.3 lists pin status during wait mode

• Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset or peripheral function interrupt. If the microcomputer is to be moved out of exit wait mode by a hardware reset, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 1.7.4 lists the interrupts to exit wait mode.



Table 1.7.3. Pin Status During Wait Mode

Pin	Status
I/O ports	Retains status before wait mode

Table 1.7.4. Interrupts to Exit Wait Mode

Interrupt	CM02=0	CM02=1
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Timer A interrupt	Can be used in all modes	Can be used in event counter mode
INT interrupt	Can be used	Can be used

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

 In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.
 Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0

bits to "0002" (interrupt disable).

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.



(3) Stop Mode

In stop mode, all the M16C core's internal oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- INT interrupt
- Timer A, interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode). Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disable).

• Pin Status in Stop Mode

Table 1.7.5 lists pin status during stop mode

Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset or peripheral function interrupt. If the microcomputer is to be moved out of stop mode by a hardware reset, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1". If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8 If the CPU clock before entering stop mode was derived from the On-chip Oscillator clock: On-chip Oscillator clock divide-by-8



Table 1.7.5. Pin Status in Stop Mode

Pin	Status
I/O ports	Retains status before stop mode






Figure 1.7.7 shows the state transition from normal operation mode to stop mode and wait mode.

Figure 1.7.7. State Transition to Stop Mode and Wait Mode






Figure 1.7.8. State Transition in Normal Mode



Table 1.7.6. Allowed Transition and Setting

		State after transition				
		High-speed mode, middle-speed mode	On-chip Oscillator mode	Stop mode	Wait mode	
0	High-speed mode, middle-speed mode	See Table A	(7)	(8) ¹	(9)	
t state	On-chip Oscillator mode	(6) ²	See Table A	(8)1	(9)	
Current state	Stop mode	(10) ³	(10) ³			
0	Wait mode	(10)	(10)			
					: Cannot transit	

Table 1. State Transition with Main Clock Division Ration in High- or Middle-speed Mode

	and on-crip Oscillator Mode.					
			State	after trans	ition	
		No	Divided	Divided	Divided	Divided
		division	by 2	by 4	by 8	by 16
	No division	\sim	(2)	(3)	(5)	(4)
±	Divided by 2	(1)	\sim	(3)	(5)	(4)
Current	Divided by 4	(1)	(2)	\sim	(5)	(4)
ũ,	Divided by 8	(1)	(2)	(3)	\sim	(4)
	Divided by 16	(1)	(2)	(3)	(5)	

Notes: 1. Avoid making a transition when the CM21 bit is set to "1" (oscillation stop, re-oscillation detection function enabled). Set the CM21 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting. 2. Set the CM06 bit to "1" (division by 8 mode) before transiting from On-chip Oscillator mode to high- or middle-speed mode. 3. When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode).

Table B. Setting and Operation				
	Setting	Operation		
(1)	CM06 = 0, CM17 = 0 , CM16 = 0	CPU clock no division mode		
(2)	CM06 = 0, CM17 = 0 , CM16 = 1	CPU clock division by 2 mode		
(3)	CM06 = 0, CM17 = 1 , CM16 = 0	CPU clock division by 4 mode		
(4)	CM06 = 0, CM17 = 1 , CM16 = 1	CPU clock division by 16 mode		
(5)	CM06 = 1	CPU clock division by 8 mode		
(6)	CM21 = 0	Main clock		
(7)	CM21 = 1	On-chip Oscillator clock selected		
(8)	CM10 = 1	Transition to stop mode		
(9)	wait	Transition to wait mode		
(10)	Hardware interrupt	Exit stop mode or wait mode		



System Clock Protective Function

When the main clock is selected for the CPU clock source, this function disables the clock against modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02 bit in CM0 register
- CM10, CM11 bits in CM1 register
- CM20 bit in CM2 register

Before the system clock protective function can be used, the following register settings must be made:

- (1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).
- (2) Set the PM21 bit of PM2 register to "1" (disable clock modification).
- (3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".



Oscillation Stop and Re-oscillation Detect Function

The oscillation stop and re-oscillation detect function is such that main clock oscillation circuit stop and reoscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Which is to be generated can be selected using the CM27 bit of CM2 register. Main clock oscillator of M16C/6S does not stop even if Xin input stops. Oscillation stop re-oscillation detect circuit does not function.



Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 1.8.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, CM2, and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1, PM2 registers
- Registers protected by PRC2 bit: PD9, S3C and S4C registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.

	PRCR	000A16 >	<x0000002< th=""><th></th></x0000002<>	
	Bit symbol	Bit name	Function	RW
	PRC0	Protect bit 0	Enable write to CM0, CM1, CM2, PLC0 and PCLKR registers	
			0 : Write protected 1 : Write enabled	RW
	PRC1	Protect bit 1	Enable write to PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers	RW
			0 : Write protected 1 : Write enabled	
	PRC2	Protect bit 2	Enable write to PD9, S3C and S4C registers	
			0 : Write protected 1 : Write enabled	RW
	(b5-b3)	Reserved bit	Must set to "0"	RW
	(b7-b6)	Nothing is assigned. When content is interdeterminate.	write, set to "0". When read, its	
te: The PRC2 bit is	set to "0" by v	riting to any address after	setting it to "1". Other bits are not se	t to "0"


Figure 1.8.1. PRCR Register




Interrupts

Type of Interrupts

Figure 1.9.1 shows types of interrupts.





- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or
 whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

• DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

• Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop detection function, refer to the section "clock generating circuit".

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the section "address match interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 1.9.1. For details about the peripheral functions, refer to the description of each peripheral function in this manual.



Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 1.9.2 shows the interrupt vector.




Figure 1.9.2. Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFFF16. Table 1.9.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

 Table 1.9.1. Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	series software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	manual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (Note)	FFFEC16 to FFFEF16		
Watchdog timer Oscillation stop and	FFFF016 to FFFF316		Watchdog timer
re-oscillation detection			Clock generating circuit
DBC (Note)	FFFF416 to FFFF716		
(Reserved)	FFFF816 to FFFFB16		
Reset	FFFFC16 to FFFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.



• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 1.9.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference
BRK instruction (Note 5)	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20
(Reserved)		1 to 3	series software manual
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt
(Reserved)	+20 to +23 (001416 to 001716)	5	
(Note 4) Timer B4, UART1 bus collision detect	+24 to +27 (001816 to 001B16)	6	Timer
(Note 4) Timer B3, UART0 bus collision detect	+28 to +31 (001C16 to 001F16)	7	Serial I/O
SI/O4, INT5 (Note 2)	+32 to +35 (002016 to 002316)	8	INT interrupt
SI/O3, INT4 (Note 2)	+36 to +39 (002416 to 002716)	9	Serial I/O
UART 2 bus collision detection	+40 to +43 (002816 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C16 to 002F16)	11	5144.6
DMA1	+48 to +51 (003016 to 003316)	12	DMAC
(Reserved)	+52 to +55 (003416 to 003716)	13	
(Reserved)	+56 to +59 (003816 to 003B16)	14	
UART2 transmit, NACK2 (Note 3)	+60 to +63 (003C16 to 003F16)	15	
UART2 receive, ACK2 (Note 3)	+64 to +67 (004016 to 004316)	16	
UART0 transmit, NACK0 (Note 3)	+68 to +71 (004416 to 004716)	17	
UART0 receive, ACK0 (Note 3)	+72 to +75 (004816 to 004B16)	18	Serial I/O
UART1 transmit, NACK1(Note 3)	+76 to +79 (004C16 to 004F16)	19	
UART1 receive, ACK1 (Note 3)	+80 to +83 (005016 to 005316)	20	
Timer A0	+84 to +87 (005416 to 005716)	21	
Timer A1	+88 to +91 (005816 to 005B16)	22	
Timer A2	+92 to +95 (005C16 to 005F16)	23	Timer
Timer A3	+96 to +99 (006016 to 006316)	24	
Timer A4	+100 to +103 (006416 to 006716)	25	
(Reserved)	+104 to +107 (006816 to 006B16)	26	
(Reserved)	+108 to +111 (006C 16 to 006F16)	27	
(Reserved)	+112 to +115 (0070 16 to 007316)	28	
ĪNTO	+116 to +119 (0074 16 to 007716)	29	
INT1	+120 to +123 (007816 to 007B16)	30	INT interrupt
INT2	+124 to +127 (007C16 to 007F16)	31	
Software interrupt (Note 5)	+128 to +131 (008016 to 008316) to +252 to +255 (00FC16 to 00FF16)	32 to 63	M16C/60, M16C/20 series software manual

Table 1.9.2.	Relocatable	Vector	Tables
	i cio outubic	100101	1 abics

Note 1: Address relative to address in INTB.

Note 2: Set the IFSR register's IFSR6 and IFSR7 bits "0".

Note 3: During I²C mode, NACK and ACK interrupts comprise the interrupt source.

Note 4: Set the IFSR2A register's IFSR26 and IFSR27 bits "1".

Note 5: These interrupts cannot be disabled using the I flag.



Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 1.9.3 shows the interrupt control registers.






Figure 1.9.3. Interrupt Control Registers



I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 1.9.3 shows the settings of interrupt priority levels and Table 1.9.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot I flag = "1"
- \cdot IR bit = "1"
- · interrupt priority level > IPL

Table 1.9.3. Settings of Interrupt Priority

Levels

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 1.9.4. Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



Interrupt Sequence

An interrupt sequence - what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed - is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 1.9.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note 1).
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (Note 1) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.

CPU clock	
Address bus	Address Indeterminate SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate SP-2 SP-4 vec vec+2 contents
RD	
WR	
	The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions.

Figure 1.9.4. Time Required for Executing Interrupt Sequence



Interrupt Response Time

Figure 1.9.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 1.9.5) and a time during which the interrupt sequence is executed ((b) in Figure 1.9.5).




Figure 1.9.5. Interrupt response time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 1.9.5 is set in the IPL. Shown in Table 1.9.5 are the IPL values of software and special interrupts when they are accepted.

Table 1.9.5. IPL Level That is Set to IPL When A Software o	r Special Interrupt Is Accepted
---	---------------------------------

Interrupt sources	Level that is set to IPL
Watchdog timer	7
Software, address match, DBC, single-step	Not changed



Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 1.9.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 1.9.6. Stack Status Before and After Acceptance of Interrupt Request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP^(Note), at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ^(Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 1.9.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 1.9.7. Operation of Saving Register



Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 1.9.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > DBC > WDT > Peripheral function > Single step > Address match

Figure 1.9.8. Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 1.9.9 shows the circuit that judges the interrupt priority level.







Figure 1.9.9. Interrupts Priority Select Circuit



INT Interrupt

INTi interrupt (i=0 to 3) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSRi bit.

Figure 1.9.10 shows the IFSR and IFSR2A registers.



Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to **Saving Registers**).

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 1.9.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Figure 1.9.11 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 1.9.6. Value of the PC that is saved to the stack area when an address match interrupt request is accepted

	Instruction at the Address Indicated by the RMADi Register				Value of the PC that is saved to the stack area	
16-bit op-code Instruction sh ADD.B:S OR.B:S STNZ.B:S CMP.B:S JMPS MOV.B:S		SUB.B:S MOV.B:S STZX.B:S PUSHM JSRS	ation code instructions #IMM8,dest #IMM8,dest #IMM81,#IMM82,dest src #IMM8 =A0 or A1)	AND.B:S STZ.B:S POPM de	#IMM8,dest #IMM8,dest st	The address indicated by the RMADi register +2
Instructions other than the above				The address indicated by the RMADi register +1		

Value of the PC that is saved to the stack area : Refer to Saving Registers.

Table 1.9.7.	Relationshi	p Between Address	Match Interrup	t Sources and	Associated Registers
--------------	-------------	-------------------	----------------	---------------	----------------------

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3






Figure 1.9.11. AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers



Precautions for Interrupts

(1) Reading Address 0000016

 Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0". If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt is generated.

(2) SP Setting

• Set any value in the SP before accepting an interrupt. The SP is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control.

(3) INT Interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to the INTo through INT3 pins regardless of the CPU clock.
- When the polarity of the INTo to INTo pins is changed, the IR bit is sometimes set to "1" (=interrupt requested). After changing the polarity, set the IR bit to "0" (=interrupt not requested). Figure 1.9.12 shows the procedure for changing the INT interrupt generate factor.

(4) Watchdog Timer Interrupt

· Initialize the watchdog timer after the watchdog timer interrupt occurs.




Figure 1.9.12. Switching Procedure for INT Interrupt Request



(5) Modifying Interrupt Control Register

• Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before modifying the register. A sample program is shown below.

To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

Modifying other than the IR bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (= interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register. Instructions to use: AND, OR, BCLR, BSET

Modifying the IR bit

Even when the IR bit is cleared to "0" (= interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to clear the IR bit.

Example 1:

INT_SWITCH	H1:	
FCLR	I	; Disaltle interrupts.
AND.B	#00h, 0055h	; Set the TAOIC register to "0016".
NOP		; Four NOP instructions are required when using HOLD function.
NOP		
FSET	1	; Enable interrupts.
		•

Example 2:

т

INT_SWITCH	-12:	
FCLR	I	; Disa Be interrupts.
AND.B	#00h, 0055h	; Set the TAOIC register to "00 16".
MOV.W	MEM, RO	; Dummy read.
FSET	I	; Enable interrupts.

Example 3:

١Þ

Л	_ ЭМ ІТ СН	-B:	
	PUSHC	FLG	; Push Flag register on to stack
	FCLR	I	; Disalle interrupts.
	AND.B	#00h, 0055h	; Set the TAOIC register to "00 16".
	POPC	FLG	; Enable interrupts.

Why the FSET linstruction is preceded by two NOP instructions (four when using HOLD function) in Example 1 and why the FSET linstruction is preceded by a dummy read in Example 2. This is to prevent the liftag from being set to "1" before writing to the interrupt control register for reasons of the instruction queue buffer.



Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program.

The pin, CPU and SFR initialized where the monitor timer underflows when the PM12 bit is "1" are the same as in software reset.

When the main clock is selected for CPU clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock chosen for CPU clock

Watchdog timer period =	Prescaler dividing (16 or 128) X Watchdog timer count (32768)
	CPU clock

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.10.1 shows the block diagram of the watchdog timer. Figure 1.10.2 shows the watchdog timer-related registers.

Count source protective mode

In this mode, a On-chip Oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

(1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM1 and PM2 registers).

(2) Set the PM12 bit of PM1 register to "1" (reset when the watchdog timer underflows).

(3) Set the PM22 bit of PM2 register to "1" (On-chip Oscillator clock used for the watchdog timer count source).

(4) Set the PRC1 bit of PRCR register to "0" (disable writes to PM1 and PM2 registers).

(5) Write to the WDTS register (watchdog timer starts counting).



Setting the PM22 bit to "1" results in the following conditions

• The On-chip Oscillator starts oscillating, and the On-chip Oscillator clock becomes the watchdog timer count source.

Watchdog timer period = Watchdog timer count (32768) on-chip oscillator clock

• The CM10 bit of CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)

The watchdog timer does not stop when in wait mode.





Figure 1.10.1. Watchdog Timer Block Diagram





DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 1.11.1 shows the block diagram of the DMAC. Table 1.11.1 shows the DMAC specifications. Figures 1.11.2 to 1.11.4 show the DMAC-related registers.




Figure 1.11.1. DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register (i = 0-1)'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3–DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

RENESAS

Transfer mode •Single transfer Transfer mode •Single transfer •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the	Item		Specification	
• From a fixed address to any address in the 1M bytes space • From a fixed address to a fixed address Maximum No. of bytes transferred 128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) DMA request factors (Note 1, Note 2) Falling edge of INTO or INT1 Both edge of INT0 or INT1 Timer A0 to timer A4 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests SI/O3, SI/O4 interrupt requests Software triggers Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed	No. of channels		2 (cycle steal method)	
• From a fixed address to a fixed address Maximum No. of bytes transferred 128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) DMA request factors Falling edge of INT0 or INT1 (Note 1, Note 2) Both edge of INT0 or INT1 Timer A0 to timer A4 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggers Software triggers Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer *Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the	Transfer memo	ry space	 From any address in the 1M bytes space to a fixed address 	
Maximum No. of bytes transferred 128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) DMA request factors Falling edge of INTO or INT1 (Note 1, Note 2) Both edge of INTO or INT1 Timer A0 to timer A4 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggers Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode *Single transfer Transfer is completed when the DMAi transfer counter (i = 0-1) underflows after reaching the terminal count. *Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the			 From a fixed address to any address in the 1M bytes space 	
DMA request factors (Note 1, Note 2) Falling edge of INT0 or INT1 Both edge of INT0 or INT1 Timer A0 to timer A4 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggers Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer *Repeat transfer When the DMAi transfer counter (i = 0–1) underflows after reaching the terminal count. *Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the			 From a fixed address to a fixed address 	
(Note 1, Note 2) Both edge of INT0 or INT1 Timer A0 to timer A4 interrupt requests UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggers Software triggers Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer *Repeat transfer When the DMAi transfer counter (i = 0–1) underflows after reaching the terminal count. •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is generated when the data of the a DMA request is ge	Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)	
Timer A0 to timer A4 interrupt requestsUART0 transfer, UART0 reception interrupt requestsUART1 transfer, UART1 reception interrupt requestsUART2 transfer, UART2 reception interrupt requestsSI/O3, SI/O4 interrupt requestsSoftware triggersChannel priorityDMA0 > DMA1 (DMA0 takes precedence)Transfer unit8 bits or 16 bitsTransfer address directionforward or fixed (The source and destination addresses cannot both be in the forward direction.)Transfer mode*Single transfer*Repeat transferTransfer is completed when the DMAi transfer counter (i = 0-1) underflows after reaching the terminal count.*Repeat transferWhen the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it.DMA interrupt request generation timingWhen the DMAi transfer counter underflowedDMA startupData transfer is initiated each time a DMA request is generated when the	DMA request fa	actors	Falling edge of INT0 or INT1	
UART0 transfer, UART0 reception interrupt requests UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggersChannel priorityDMA0 > DMA1 (DMA0 takes precedence)Transfer unit8 bits or 16 bitsTransfer address direction in the forward or fixed (The source and destination addresses cannot both be in the forward direction.)Transfer mode ·•Single transfer ·Transfer is completed when the DMAi transfer counter (i = 0-1) underflows after reaching the terminal count.Transfer mode ·•Single transfer ·When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it.DMA interrupt request generation timing DMA startupWhen the DMAi transfer counter underflowedDMA startupData transfer is initiated each time a DMA request is generated when the	(Note 1, Note 2	2)	Both edge of INT0 or INT1	
UART1 transfer, UART1 reception interrupt requests UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggersChannel priorityDMA0 > DMA1 (DMA0 takes precedence)Transfer unit8 bits or 16 bitsTransfer address directionforward or fixed (The source and destination addresses cannot both be in the forward direction.)Transfer mode•Single transferPrepeat transferWhen the DMAi transfer counter (i = 0-1) underflows after reaching the terminal count.PMA interrupt request generation timingWhen the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it.DMA interrupt request generation timingWhen the DMAi transfer counter underflowedDMA startupData transfer is initiated each time a DMA request is generated when the			Timer A0 to timer A4 interrupt requests	
UART2 transfer, UART2 reception interrupt requests SI/O3, SI/O4 interrupt requests Software triggersChannel priorityDMA0 > DMA1 (DMA0 takes precedence)Transfer unit8 bits or 16 bitsTransfer address directionforward or fixed (The source and destination addresses cannot both be in the forward direction.)Transfer mode•Single transferTransfer mode•Single transferRepeat transferWhen the DMAi transfer counter (i = 0–1) underflows after reaching the terminal count.•Repeat transferWhen the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it.DMA interrupt request generation timingWhen the DMAi transfer counter underflowedDMA startupData transfer is initiated each time a DMA request is generated when the			UART0 transfer, UART0 reception interrupt requests	
SI/O3, SI/O4 interrupt requests Software triggers Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer Image: Provide the second state of the second state of the provide the terminal count. •Repeat transfer Image: Provide the terminal count of the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it. Image: DMA startup Data transfer is initiated each time a DMA request is generated when the provide the terminal count of the provide the terminal count of the terminal count of the provide the terminal count of the provide the provide the provide the providet			UART1 transfer, UART1 reception interrupt requests	
Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer *Repeat transfer When the DMAi transfer counter (i = 0-1) underflows after reaching the terminal count. •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the			UART2 transfer, UART2 reception interrupt requests	
Channel priority DMA0 > DMA1 (DMA0 takes precedence) Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer *Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the tage			SI/O3, SI/O4 interrupt requests	
Transfer unit 8 bits or 16 bits Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is con tinued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the			Software triggers	
Transfer address direction forward or fixed (The source and destination addresses cannot both be in the forward direction.) Transfer mode •Single transfer Image: Provide the second direction of the provide the transfer mode of the provide the terminal count. Transfer is completed when the provide the terminal count. Image: Provide transfer •Repeat transfer When the provide transfer counter underflows, it is reloaded with the value of the provide transfer counter reload register and a provide transfer is continued with it. Image: DMA interrupt request generation timing When the provide transfer counter underflowed Image: DMA startup Data transfer is initiated each time a DMA request is generated when the provide the terminal count is generated when the provide the transfer is initiated each time a transfer is generated when the provide the terminal count is generated when the provide transfer is initiated each time a transfer is generated when the provide the terminal count is generated when the provide transfer is initiated each time a transfer is generated when the provide the terminal count is generated when the provide transfer is initiated each time a transfer is generated when the provide transfer is initiated each time a transfer is generated when the provide transfer is initiated each time a transfer is	Channel priority	/	DMA0 > DMA1 (DMA0 takes precedence)	
Transfer mode •Single transfer Transfer mode •Single transfer •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the	Transfer unit		8 bits or 16 bits	
Transfer mode •Single transfer Transfer is completed when the DMAi transfer counter (i = 0-1) underflows after reaching the terminal count. •Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the	Transfer address direction		forward or fixed (The source and destination addresses cannot both be	
•Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the			in the forward direction.)	
•Repeat transfer When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it. DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the	Transfer mode	 Single transfer 	Transfer is completed when the DMAi transfer counter ($i = 0-1$)	
DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the				
DMA interrupt request generation timing When the DMAi transfer counter underflowed DMA startup Data transfer is initiated each time a DMA request is generated when the		 Repeat transfer 	When the DMAi transfer counter underflows, it is reloaded with the value	
DMA interrupt request generation timingWhen the DMAi transfer counter underflowedDMA startupData transfer is initiated each time a DMA request is generated when the			•	
DMA startup Data transfer is initiated each time a DMA request is generated when the				
		est generation timing		
DMAiCON register's DMAE bit = "1" (enclosed)	DMA startup			
			DMAiCON register's DMAE bit = "1" (enabled).	
DMA shutdown •Single transfer •When the DMAE bit is set to "0" (disabled)	DMA shutdown	 Single transfer 	•When the DMAE bit is set to "0" (disabled)	
 After the DMAi transfer counter underflows 			 After the DMAi transfer counter underflows 	
•Repeat transfer When the DMAE bit is set to "0" (disabled)		 Repeat transfer 	When the DMAE bit is set to "0" (disabled)	
Reload timing for forward ad-When a data transfer is started after setting the DMAE bit to "1" (en	Reload timing for forward ad-		When a data transfer is started after setting the DMAE bit to "1" (en	
dress pointer and transfer abled), the forward address pointer is reloaded with the value of the	-		abled), the forward address pointer is reloaded with the value of the	
counter SARi or the DARi pointer whichever is specified to be in the forward	•		SARi or the DARi pointer whichever is specified to be in the forward	
			direction and the DMAi transfer counter is reloaded with the value of the	
DMAi transfer counter reload register.			DMAi transfer counter reload register.	

Table 1.11.1. DMAC Specifications

Notes:

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable causes of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 002016–003F16) are accessed by the DMAC.







Figure 1.11.2. DM0SL Register










Figure 1.11.4. SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1 Registers



1. Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. Furthermore, the bus cycle itself is extended by a software wait or $\overline{\text{RDY}}$ signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

Figure 1.11.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) in Figure 1.11.5), two source read bus cycles and two destination write bus cycles are required.



BCLK	
Address _ bus _	CPU use Source Destination Dummy CPU use
- RD signal	
 WR signal	
Data _ bus _	CPU use Source Destination CPU use CPU use
?) When the	transfer unit is 16 bits and the source address of transfer is an odd address
BCLK	
Address bus	CPU use Source + 1 Destination CPU use CPU use
RD signal	
WR signal	
Data _ bus _	CPU use Source + 1 Destination CPU use CPU use
BCLK Address bus	CPU use Source Destination CPU use
RD signal	
 WR signal	
Data _	CPU use Source Destination CPU use
_	source read cycle under condition (2) has one wait state inserted
BCLK	
Address - bus _	CPU use Source Source + 1 Destination CPU use
 RD signal	
WR signal	



2. DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 1.11.2 shows the number of DMA transfer cycles. Table 1.11.3 shows the Coefficient j, k. The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

Table 1.11.2. DMA Transfer Cycles

Transfer unit	Access address	No. of read	No. of write
		cycles	cycles
8-bit transfers	Even	1	1
(DMBIT= "1")	Odd	1	1
16-bit transfers	Even	1	1
(DMBIT= "0")	Odd	2	2

Table 1.11.3. Coefficient j, k

No wait With wait 1-wait ² 2	-wait ²
	-wait-
j 1 2 2	3
k 1 2 2	3

Notes:

1. Depends on the set value of CSE register 2. Depends on the set value of PM20 bit in F



3. DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is "1" (forward) or the DARi register value when the DAD bit of DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

4. DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register (i = 0, 1) on either channel. Table 1.11.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA factor	DMAS bit of the DMiCON register		
	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"	
Software trigger	When the DSR bit of DMiCON register is set to "1"	 Immediately before a data transfer starts When set by writing "0" in a program 	
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits of DMiCON register has its IR bit set to "1"		

Table 1.11.4. Timing at Which the DMAS Bit Changes State



5. Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 1.11.6 shows an example of DMA transfer effected by external factors.

In Figure 1.11.6, because DMA0 and DMA1 requests occurred at the same time, DMA0 which has higher channel priority is accepted first and a DMA transfer on it starts. When DMA0 finishes one transfer unit, it relinquishes control of the bus to the CPU, and when the CPU finishes one bus access, DMA1 starts a transfer next and after completion of one transfer unit, returns control of the bus to the CPU.

Note that because there is only one DMAS bit on each channel, the number of times DMA is requested cannot be counted. Therefore, even if multiple DMA requests occurred before gaining control of the bus as in the case of DMA1 in Figure 1.11.6, the DMAS bit is set to "0" when control of the bus is gained and after completion of one transfer unit, control of the bus is returned to the CPU.





Figure 1.11.6. DMA Transfer by External Factors



Timers

Five 16-bit timers, each capable of operating independently of the others. The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 1.12.1 show block diagrams of timer A.





Timer A

Figure 1.12.2 shows a block diagram of the timer A. Figures 1.12.3 to 1.12.5 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 1.12.2. Timer A Block Diagram




Figure 1.12.3. TA0MR to TA4MR Registers






Figure 1.12.4. TA0 to TA4 Registers, TABSR Register, and UDF Register






Figure 1.12.5. ONSF Register, TRGSR Register, and CPSRF Register



1. Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 1.12.1). Figure 1.12.6 shows TAiMR register in timer mode.

Table 1.12.1. Specifications in Timer Mode

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents and continues counting
Divide ratio	1/(n+1) n: set value of TAiMR register (i= 0 to 4) 000016 to FFFF16
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TAilN pin function	I/O port or gate input i≠2, 3
TAiout pin function	I/O port or pulse output
Read from timer	Count value can be read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Gate function
	Counting can be started and stopped by an input signal to TAiIN pin
	Pulse output function
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.
	When not counting, the pin outputs a low.




Figure 1.12.6. Timer Ai Mode Register in Timer Mode



2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timer A4 can count two-phase external signals. Table 1.12.2 lists specifications in event counter mode (when not processing two-phase pulse signal). Table 1.12.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timer A4). Figure 1.12.7 shows TAiMR register in event counter mode (when not processing two-phase pulse signal two-phase pulse signal). Figure 1.12.8 shows TA4MR registers in event counter mode (when processing two-phase pulse signal with the timer A4).

Item	Specification		
Count source	• External signals input to TAiIN pin (i=0 to 4) (effective edge can be selected		
	in program)		
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,		
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows		
Count operation	Up-count or down-count can be selected by external signal or program		
	When the timer overflows or underflows, it reloads the reload register con-		
	tents and continues counting. When operating in free-running mode, the		
	timer continues counting without reloading.		
Divided ratio	1/ (FFFF16 - n + 1) for up-count		
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16		
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)		
Count stop condition	Set TAiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer overflow or underflow		
TAilN pin function	I/O port or count source input i≠2, 3		
TAiout pin function	I/O port, pulse output, or up/down-count select input		
Read from timer	Count value can be read by reading TAi register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	When counting (after 1st count source input)		
	Value written to TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		
Select function	Free-run count function		
	Even when the timer overflows or underflows, the reload register content is		
	not reloaded to it		
	Pulse output function		
	Whenever the timer underflows or underflows, the output polarity of TAioUT		
	pin is inverted . When not counting, the pin outputs a low.		

Table 1.12.2. Specifications in Event Counter Mode (when not processing two-phase pulse signal)






Figure 1.12.7. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)



Table 1.12.3 shows the Specifications in event counter mode (when processing two-phase pulse signal with timer A4), and Figure 1.12.8 shows the TA4MR registers in event counter mode (when using two-phase pulse signal processing with timer A4).

Item	Specification
Count source	 Two-phase pulse signals input to TAiN or TAiOUT pins (i = 4)
Count operation	 Up-count or down-count can be selected by two-phase pulse signal When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.
Divide ratio	1/ (FFFF16 - n + 1) for up-count
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16
Count start condition	Set TAIS bit of TABSR register to "1" (= start counting)
Count stop condition	Set TAiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer overflow or underflow
TAilN pin function	Two-phase pulse input
TAIOUT pin function	Two-phase pulse input
Read from timer	Count value can be read by reading timer A4 register
	 Value written to TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to TAi register is written to reload register (Transferred to counter when reloaded next)
Select function	 Multiply-by-4 processing operation (timer A4) If the phase relationship is such that TAkIN(k=4) pin goes "H" when the input signal on TAkOUT pin is "H", the timer counts up rising and falling edges on TAkOUT and TAkIN pins. If the phase relationship is such that TAkIN pin goes "L" when the input signal on TAkOUT pin is "H", the timer counts down rising and falling edges on TAkOUT and TAkIN pins. TAKOUT TAKOUT TAKOUT

Table 1.12.3. Specifications in Event Counter Mode (when processing two-phase pulse signal with timer A4)



b7 b6 b5 b4 b3 b2 b1 b0 0 1 0 0 0 1	Syml TA4N		After Reset 00h	
	Bit Symbol	Bit Name	Function	RW
	TMOD0 TMOD1	Operation Mode Select Bit	0 1 : Event counter mode	RW RW
	MR0	To use two-phase pulse sig	nal processing, set this bit to "0".	RW
	MR1	To use two-phase pulse sig	nal processing, set this bit to "0".	RW
	MR2	To use two-phase pulse sig	nal processing, set this bit to "1".	RW
	MR3	To use two-phase pulse sig	gnal processing, set this bit to "0".	RW
	TCK0	Count Operation Type Select Bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Two-Phase Pulse Signal Processing Operation Select Bit ^(1, 2)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	RW

Figure 1.12.8. TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A4)



3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 1.12.4.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 1.12.9 shows the TAiMR register in one-shot timer mode.

Table 1.12.4.	Specifications	in One-shot	Timer Mode
---------------	----------------	-------------	-------------------

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit of TABSR register = "1" (start counting) and one of the following trig-
	gers occurs.
	External trigger input from the TAilN pin
	 timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	 The TAiOS bit of ONSF register is set to "1" (= timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAilN pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.



7 b6 b5 b4 b3 b2 b1 b0 0 1 0 1 0 1 0		nbol Address to TA4MR 39616 to 039/	After reset A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
	TMOD1	1	1 0 : One-shot timer mode	RW
	MR0	Pulse output function select bit	0 : Pulse is not output (TA≀o∪T pin functions as I/O port) 1 : Pulse is output (Note 1) (TAio∪T pin functions as a pulse output pin)	RW
	MR1	External trigger select bit (Note 2)	0 : Falling edge of input signal to TAiın pin (Note 3) 1 : Rising edge of input signal to TAiın pin (Note 3)	RW
	MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	Must be set to "0" in one-s	hot timer mode	RW
	TCK0	Count source select bit	b7 b6 0 0 : f1 or f2	RW
	TCK1		0 1 : f8 1 0 : f32 1 1 : Do not set	RW
Note 1: TA0 OUT pin is N- Note 2: Effective when the Note 3: The port direction	ne TAiGH an	d TAiGL bits of ONSF or	TRGSR register are '00 2' (TAi IN pin input) 0" (– input mode)).

Figure 1.12.9. TAiMR Register in One-shot Timer Mode



4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 1.12.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 1.12.10 shows TAiMR register in pulse width modulation mode. Figures 1.12.11 and 1.12.12 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Item	Specification	
Count source	f1, f2, f8, f32	
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)	
	The timer reloads a new value at a rising edge of PWM pulse and continues counting	
	 The timer is not affected by a trigger that occurs during counting 	
16-bit PWM	High level width n / fj n : set value of TAi register (i=o to 4)	
	Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32)	
8-bit PWM	High level width n x (m+1) / fj n : set value of TAiMR register high-order address	
	Cycle time (2 ⁸ -1) x (m+1) / fj m : set value of TAiMR register low-order address	
Count start condition	 TAiS bit of TABSR register is set to "1" (= start counting) 	
	 The TAiS bit = 1 and external trigger input from the TAiIN pin 	
	 The TAiS bit = 1 and one of the following external triggers occurs 	
	Timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,	
	Timer Ak (k=i+1, except k=0 if i=4) overflow or underflow	
Count stop condition	TAiS bit is set to "0" (= stop counting)	
Interrupt request generation timing	PWM pulse goes "L"	
TAilN pin function	I/O port or trigger input	
TAiout pin function	Pulse output	
Read from timer An indeterminate value is read by reading TAi register		
Write to timer	When not counting and until the 1st count source is input after counting start	
	Value written to TAi register is written to both reload register and counter	
	 When counting (after 1st count source input) 	
	Value written to TAi register is written to only reload register	
	(Transferred to counter when reloaded next)	

Table 1.12.5. Specifications in PWM Mode



	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	b1 b0	RW
	TMOD1	select bit	1 1 : PWM mode (Note 1)	RW
· · · · · · · · · · · · · · · · · · ·	MR0	Must be set to "1" in PWI	M mode	RW
	MR1	External trigger select bit (Note 2)	0: Falling edge of input signal to TAin pin(Note 3) 1: Rising edge of input signal to TAin pin(Note 3)	RW
	MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	16/8-bit PWM mode select bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : Do not set	RW

Figure 1.12.10. TAiMR Register in PWM Mode

Timer Ai mode register (i= 0 to 4)






Figure 1.12.11. Example of 16-bit Pulse Width Modulator Operation




Figure 1.12.12. Example of 8-bit Pulse Width Modulator Operation



Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.13.1 shows the block diagram of UARTi. Figure 1.13.2 shows the block diagram of the UARTi transmit/receive unit.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- · Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2

Figures 1.13.3 to 1.13.8 show the UARTi-related registers. Refer to tables listing each mode for register setting.






Figure 1.13.1. UARTi Block Diagram






Figure 1.13.2. UARTi Transmit/Receive Unit



		b0	Ú0TB 03A316-03 U1TB 03AB16-03 U2TB 037B16-03	BAA16 Indeterminate		
				Function		RW
		Transm	it data			WO
	-	Nothing	j is assigned.			
	MOV instruction to write to this register		tempt to write to these bits, w	vrite "0". The value, if read, to	urns out to be indeterminate.	
ARTi r	eceive buffer register (i=0 to 2	2) ьо	Symbol Addre U0RB 03A71e-03 U1RB 03AF1e-03 U2RB 037F1e-03	BA616 Indeterminate BAE16 Indeterminate		
				indeterminate		
		Bit symbol	Bit name	Fu	unction	RW
	·	(b7-b0)		Receive data (D7 to D0)		RO
		(b8)		Receive data (D8)		RO
		 (b10-b9)	Nothing is assigned. In an attempt to write to the	se bits, write "0". The value,	if read, turns out to be "0".	_
	l	ABT	Arbitration lost detecting flag (Note 2)	0 : Not detected 1 : Detected		RW
	·	OER	Overrun error flag (Note 1)	0 : No overrun error 1 : Overrun error found		RO
		FER	Framing error flag (Note 1)	0 : No framing error 1 : Framing error found		RO
l		PER	Parity error flag (Note 1)	0 : No parity error 1 : Parity error found		RO
		SUM	Error sum flag (Note 1)	0 : No error 1 : Error found		RO
PI Al ote 2: Th	When the UIMR register's SMD2 to SMD ER, FER and OER bits are set to "0" (n iso, the PER and FER bits are set to "0 he ABT bit is set to "0" by writing "0" in a bit rate generator (i=0 to 2)(No	o error). ' by read a progran	The SÜM bit is set to "0" (no 4 ing the lower byte of the UiRE n. (Writing "1" has no effect.) (Writing "0" has no effect.) Symbol Addre U0BRG 03A1 U1BRG 03A9	error) when all of the PER, F 3 register. ss After reset 16 Indeterminate 16 Indeterminate		
			U2BRG 0379	16 Indeterminate	-	
		Assumi	Function ng that set value = n, UiBRG	divides the count source	Setting range	RW
	i	by n + 2			0016 to FF16	WC
to 1 · \//ri	ite to this register while serial I/O is neit	her trans er.	mitting nor receiving.			

Figure 1.13.3. U0TB to U2TB Register, U0RB to U2RB Register, and U0BRG to U2BRG Register



Bit symbol Bit name Function SMD0 Serial I/O mode select bit (Note 2) Serial I/O mode select bit (Note 2) Serial I/O mode (Note 3) SMD1 SMD1 SMD1 Image: SMD2 Serial I/O mode select bit (Note 2) SMD2 SMD2 Image: SMD2 Image: SMD2 SMD2 SMD2 Image: SMD2 Image: SMD2 SMD2 SMD2 Image: SMD2 Image: SMD2 SMD1 SMD2 Image: SMD2 Image: SMD2 SMD2 SMD2 Image: SMD2 Image: SMD2 SMD1 SMD2 SMD2 Image: SMD2 SMD2 SMD2 Image: SMD2 Image: SMD2 SMD2 SMD2 Image: SMD2 Image: SMD2 STPS Stop bit length select bit Image: SMD2 Image: SMD2 Stop bit Image: SMD2 Image: SMD2 Image: SMD2 Stop bit SMD2 Odd/even parity select bit Image: SMD2 </th
Senal I/O mode select bit (Note 2) 0 0 0 : Senal I/O mode 0 1 : Clock synchronous serial I/O mode 0 1 : Clock synchronous serial I/O mode 0 1 : Clock synchronous serial I/O mode 0 1 : UART mode transfer data 8 bits long 1 0 : UART mode transfer data 8 bits long 1 : External clock 1 : Farity enabled 1 : farit
I 0 0: UART mode transfer data 7 bits long 1 0 1: UART mode transfer data 8 bits long 1 0 1: UART mode transfer data 8 bits long Must not be set except above CKDIR Internal/external clock select bit 0: Internal clock (Note 1) (Note 4) STPS Stop bit length select bit 0: One stop bit 1: External clock (Note 1) (Note 4) PRY Odd/even parity select bit Effective when PRYE = 1 0: Odd parity 1: Even parity 0: One stop bit 1: Even parity PRYE Parity enable bit 0: Parity disabled 1: Parity enabled 0: Parity disabled 1: Parity enabled OPOL TxD, RxD I/O polarity reverse bit 0: No reverse 1: Reverse 0: No reverse Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode). Note 3: Set the corresponding port direction bit for each RxDi pin to "0" (input mode). Note 4: Set "0" to select internal clock of UARTZ. ARTi transmit/receive control register 0 (i=0 to 2) Symbol Address After reset U0C0 to U2C0 0: Address After reset 0: fisio or fisio is selected 0 1: fisio is selected Bit Bit name Function Bit Bit name Function Bit Bit name Function CLK0 BRG count source select bit 0: fisio or fisio is selected 0 1: fisio is selected
Internal construction of the set except above Must not be set except above Must not be set except above CKDIR Internal/external clock select bit STPS Stop bit length select bit 0 : One stop bit 1 : Two stop bits PRY Odd/even parity select bit 0 : Parity disabled 1 : Even parity 1 : Even parity PRYE Parity enable bit 0 : Parity disabled 1 : Parity enabled 1 : Parity enabled 1 : Perrese 1 : OPOL TxD, RxD I/O polarity 0 : No reverse 1 : Reverse 1 : Reverse Note 1 : Set the corresponding port direction bit for each CLKi pint to "0" (input mode). Note 3 : Set the corresponding port direction bit for SL and SDA pins to "0" (input mode). Note 4 : Set "0" to select internal clock of UART2. ARTI transmit/receive control register 0 (i=0 to 2) 1 = bit Bit name Symbol Address After reset UOC0 to U2C0 03A41e, 03AC1e, 037C1e 000010002 Image: Selected bit Dit
select bit 1 : External clock (Note 1) (Note 4) STPS Stop bit length select bit 0 : One stop bit Two stop bits 1 : Two stop bits PRY Odd/even parity select bit Effective when PRYE = 1 0 : Odd parity 1 : Even parity 1 : Even parity 1 : Parity enabled 0 : Parity disabled 1 : Parity enabled 1 : Parity enable bit 0 : Nor reverse 1 : Reverse 1 : Reverse Note 1 : Set the corresponding port direction bit for each CLKi pin to "0" (input mode). Note 2 : To receive data, set the corresponding port direction bit for each RXDi pin to "0" (input mode). Note 3 : Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode). Note 4 : Set "0" to select internal clock of UART2. ARTI transmit/receive control register 0 (i=0 to 2) ¹ b6 b5 b4 b3 b2 b1 b0 Symbol Address After reset U0C0 to U2C0 03A416, 03AC16, 037C16 000010002 Image: Select bit Bit name Function Image: Select bit Image: Select bit Image: Select bit Image: Select bit Image: Select bit Image: Select bit Image: Select bit Ima
Image: Stop bit Hengin Select Dit 1: Two stop bits PRY Odd/even parity select bit Effective when PRYE = 1 0: Odd parity 1: Even parity PRYE Parity enable bit 0: Parity disabled 1: Parity enabled IOPOL TxD, RxD I/O polarity reverse bit 0: No reverse 1: Reverse Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode). Note 2: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode). Note 3: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode). Note 4: Set "0" to select internal clock of UART2. ARTi transmit/receive control register 0 (i=0 to 2) Image: Difference internal clock of U2C0
Original party 0: Odd parity 1: Even parity 1: Even parity PRYE Parity enable bit 0: Parity disabled 1: Parity enabled 1: Parity enabled 10POL TxD, RxD I/O polarity 0: No reverse 1: Reverse 0: No reverse 1: Reverse 1: Reverse Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode). Note 2: To receive data, set the corresponding port direction bit for SCL and SDA pins to "0" (input mode). Note 4: Set "0" to select internal clock of UART2. ARTi transmit/receive control register 0 (i=0 to 2) V bit
Image: Section of the section of th
Note 1: Set the corresponding port direction bit for each CLKi pin to "0" (input mode). Note 2: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode). Note 3: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode). Note 4: Set "0" to select internal clock of UART2. ARTi transmit/receive control register 0 (i=0 to 2) Symbol Address After reset U0C0 to U2C0 03A416, 03AC16, 037C16 000010002 Bit Bit name Function CLK0 BRG count source 0 0 : f1SIO or f2SIO is selected 0 1 : fasio is selected 1 : fasio is selected 1 : fasio is selected
Note 2: To receive data, set the corresponding port direction bit for each RxDi pin to "0" (input mode). Note 3: Set the corresponding port direction bit for SCL and SDA pins to "0" (input mode). Note 4: Set "0" to select internal clock of UART2. ARTi transmit/receive control register 0 (i=0 to 2) <u>bit bit bit bit bit bit bit bit bit bit </u>
CLK1 BRG count source select bit 0 0 : f1sio or f2sio is selected 0 1 : f8sio is selected 1 0 : f32sio is selected
CLK1 BRG count source select bit 0 0 : f1sio or f2sio is selected 0 1 : f8sio is selected 1 0 : f3zio is selected
1 1 : Must not be set
CRS CTS/RTS function select bit (Note 4) Effective when CRD = 0 0 : CTS/RTS function selected (Note 1) 1 : RTS function is selected (Note 1)
TXEPT Transmit register empty flag 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)
CRD CTS/RTS disable bit 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60, P64 and P73 can be used as I/O ports)
NCH Data output select bit (Note 2) 0 : TxDi/SDAi and SCLi pins are CMOS output 1 : TxDi/SDAi and SCLi pins are N-channel open-drain output
CKPOL CLK polarity select bit 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at rising edge of transfer clock and receive data is input at falling edge
UFORM Transfer format select bit (Note 3) 0 : LSB first 1 : MSB first

Figure 1.13.4. U0MR to U2MR Register and U0C0 to U2C0 Register






Figure 1.13.5. U0C1 to U2C1 Registers






Figure 1.13.6. UCON Register and U0SMR to U2SMR Registers




b6 b5 b4 b3 b2 b1 b	7	Symbol SMR2 to U2SMR2 036E	Address After reset 16, 037216, 037616 X00000002			
	Bit symbol	Bit name	Function	RW		
	IICM2	I ² C mode select bit 2	Refer to Table 1.16.4	RW		
	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	RW		
	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	RW		
· · · · · · · · · · · · · · · · · · ·	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	RW		
	- STAC	UARTi initialization bit	0 : Disabled 1 : Enabled	RW		
	- SWC2	SCL wait output bit 2	0: Transfer clock 1: 0 output	RW		
	. SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	RW		
	(b7)	 Nothing is assigned. When write, set "0". When read, its content is indeterminate. 				
		r 3 (i=0 to 2) Symbol DSMR3 to U2SMR3 036	Address After reset 6D16, 037116, 037516 000X0X0X2			
•	0 7	Symbol		RW		
	Bit symbol	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned.	ED16, 037116, 037516 000X0X0X2 Function	RW		
	UC Bit	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned.	6D16, 037116, 037516 000X0X0X2	RW RW		
	Bit symbol - (b0)	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned.	Function In read, its content is indeterminate. 0 : Without clock delay			
•	Bit symbol (b0) CKPH	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned.	ED16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay			
•	Bit symbol (b0) CKPH (b2)	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned.	Function Function 0 : Without clock delay 1 : With clock delay n read, its content is indeterminate.			
	Bit symbol (b0) CKPH (b2) NODC	Symbol DSMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned. When write, set "0". Whe SDAi digital delay setup bit	SD16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0 : Without clock delay 1 : With clock delay 1 : With clock delay 1 : With clock delay 1 : CLKi is CMOS output 1 : CLKi is N-channel open drain output In read, its content is indeterminate. 0 : CLKi is N-channel open drain output In read, its content is indeterminate. In read, its content is indeterminate. In read, its content is indeterminate.	RW		
	Bit symbol (b0) CKPH (b2) NODC	Symbol SMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned. When write, set "0". Whe SDAi digital delay	SD16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0: Without clock delay 1: With clock delay 1: With clock delay 1: With clock delay 1: With clock delay 0: CLKi is CMOS output 1: CLKi is N-channel open drain output In read, its content is indeterminate. 0: D1 CLKi is CMOS output 1: CLKi is N-channel open drain output In read, its content is indeterminate. b7 b6 b5 0: 0: Without delay 0: 0: 2 to 3 cycles of UiBRG count source 0: 1: 3 to 4 cycles of UiBRG count source 0: 1: 3 to 4 cycles of UiBRG count source			
	Bit symbol (b0) CKPH (b2) NODC (b4) DL0	Symbol DSMR3 to U2SMR3 036 Bit name Nothing is assigned. When write, set "0". Whe Clock phase set bit Nothing is assigned. When write, set "0". Whe Clock output select bit Nothing is assigned. When write, set "0". Whe SDAi digital delay setup bit	SD16, 037116, 037516 000X0X0X2 Function In read, its content is indeterminate. 0: Without clock delay 1: With clock delay 1: With clock delay 1: With clock delay 1: With clock delay 1: CLKi is CMOS output 1: CLKi is N-channel open drain output In read, its content is indeterminate. b7 b6 b5 0 0 0: Without delay 0 0 0: Without delay 0 0 1: 1 to 2 cycle(s) of UiBRG count source 0 1 0: 2 to 3 cycles of UiBRG count source	RW		

Figure 1.13.7. U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers



b6 b5 b4 b3 b2 b1		Symbol /IR4 to U2SMR4 036C16	Address After reset , 037016, 037416 0016	
	Bit symbol	Bit name	Function	RW
	STAREQ	Start condition generate bit (Note)	0 : Clear 1 : Start	RW
	RSTAREQ	Restart condition generate bit (Note)	0 : Clear 1 : Start	RW
	STPREQ	Stop condition generate bit (Note)	0 : Clear 1 : Start	RW
· · · · · · · · · · · · · · · · · · ·	STSPSEL	SCL,SDA output select bit	0 : Start and stop conditions not output 1 : Start and stop conditions output	RW
	ACKD	ACK data bit	0 : ACK 1 : NACK	RW
	АСКС	ACK data output enable bit	0 : Serial I/O data output 1 : ACK data output	RW
i	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RW
	SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	RW





Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.14.1 lists the specifications of the clock synchronous serial I/O mode. Table 1.14.2 lists the registers used in clock synchronous serial I/O mode and the register values set. UART2 is not available in this mode.

Table 1.14.1. Clock Synchronous Serial I/O Mode Specifications

Item	Specification					
Transfer data format	Transfer data length: 8 bits					
Transfer clock	• UiMR(i=0 to 1) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)					
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16					
	• CKDIR bit = "1" (external clock) : Input from CLKi pin					
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable					
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)					
	- The TE bit of UiC1 register= 1 (transmission enabled)					
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 					
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"					
Reception start condition	Before reception can start, the following requirements must be met (Note 1)					
	- The RE bit of UiC1 register= 1 (reception enabled)					
	- The TE bit of UiC1 register= 1 (transmission enabled)					
	- The TI bit of UiC1 register= 0 (data present in the UiTB register)					
Interrupt request	For transmission, one of the following conditions can be selected					
generation timing	- The UiIRS bit (Note 3) = 0 (transmit buffer empty): when transferring data from the					
	UITB register to the UARTi transmit register (at start of transmission)					
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from					
	the UARTi transmit register					
	For reception					
	When transferring data from the UARTi receive register to the UiRB register (at					
	completion of reception)					
Error detection	• Overrun error (Note 2)					
	This error occurs if the serial I/O started receiving the next data before reading the					
	UiRB register and received the 7th bit of the next data					
Select function	CLK polarity selection					
	Transfer data input/output can be chosen to occur synchronously with the rising o					
	the falling edge of the transfer clock					
	LSB first, MSB first selection					
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7					
	can be selected					
	Continuous receive mode selection					
	Reception is enabled immediately by reading the UiRB register					
	Switching serial data logic This function reverses the logic value of the transmit/receive data					
	This function reverses the logic value of the transmit/receive data					
	Transfer clock output from multiple pins selection (UART1)					
	The output pin can be selected in a program from two UART1 transfer clock pins that					
	have been set					
	Separate CTS/RTS pins (UART0)					
	CTS0 and RTS0 are input/output from separate pins					

(transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
 Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.
 Note 3: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1.



Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR(Note3)	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the $\overline{\text{CTS}}$ or $\overline{\text{RTS}}$ function
	NCH	Select TxDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt
	U2RRM (Note 1)	Set this bit to "1" to use continuous receive mode
	UiLCH	Set this bit to "1" to use inverted data logic
	UiERE	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UARTO CTSo signal from the P64 pin
	7	Set to "0"

Table 1.14.2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

i=0 to 1



Table 1.14.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 1.14.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 1.14.4 lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Method of selection Pin name Function TxDi (i = 0 to 2) Serial data output (Outputs dummy data when performing reception only) (P63, P67) RxDi Serial data input PD6 register's PD6_2 bit=0, PD6_6 bit=0 (P62, P66) (Can be used as an input port when performing transmission only) CLKi Transfer clock output UiMR register's CKDIR bit=0 (P61, P65) UiMR register's CKDIR bit=1 Transfer clock input PD6 register's PD6_1 bit=0, PD6_5 bit=0 CTSi/RTSi **CTS** input UiC0 register's CRD bit=0 (P60, P64) UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0 **RTS** output UiC0 register's CRD bit=0 UiC0 register's CRS bit=1 I/O port UiC0 register's CRD bit=1

Table 1.14.3. Pin Functions (When <u>Not</u> Select Multiple Transfer Clock Output Pin Function)

 Table 1.14.4.
 P64 Pin Functions


Pin function						
	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS ₁	0	0	0	0		0
RTS1	0	1	0	0		
CTS ₀ (Note1)	0	0	1	0		0
CLKS1				1(Note 2)	1	

Note 1: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0 C0 register's CRS bit to "1" (RTS0 selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output: • High if the U1C0 register's CLKPOL bit = 0

• Low if the U1C0 register's CLKPOL bit = 1







RENESAS

Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register to "000b" (Serial I/O disabled)
- (3) Set the SMD2 to SMD0 bits in the UiMR register to "001b" (Clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to "1" (reception enabled)

• Resetting the UiTB register (i=0 to 2)

- (1) Set the SMD2 to SMD0 bits in the UiMR register "000b" (Serial I/O disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register "001b" (Clock synchronous serial I/O mode)
- (3) "1" is written to RE bit in the UiC1 register (reception enabled), regardless of the TE bit in the UiCi register

(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 1)'s CKPOL bit to select the transfer clock polarity. Figure 1.14.2 shows the polarity of the transfer clock.





Figure 1.14.2. Transfer Clock Polarity



(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 1)'s UFORM bit to select the transfer format. Figure 1.14.3 shows the transfer format.





(c) Continuous Receive Mode

In continuous receive mode, receive operation becomes enable when the receive buffer register is read. It is not necessary to write dummy data into the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operation mode.

When the UiRRM bit (i = 0 to 1) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "1" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 1)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.14.4 shows serial data logic.



(1) When the UiC1 register's UiLCH bit = 0 (no reverse)	
Transfer clock "H"	
TxDi "H" <u>V D0 V D1 V D2 V D3 V D4 V D5 V D6 V D7</u> (no reverse) _{"L"}	
(2) When the UiC1 register's UiLCH bit = 1 (reverse)	
Transfer clock "H"	
$\begin{array}{c c} TxD_i & "H" & \\ \hline & & \\ (reverse) & & \\ & & \\ & & \\ \end{array} & & \\ \hline \\ \hline$	
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UFORM bit = 0 (LSB first).	
i = 0 to 1	

Figure 1.14.4. Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. (See Figure 1.14.5.) This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 1.14.5. Transfer Clock Output From Multiple Pins



(f) CTS/RTS Function

When the $\overline{\text{CTS}}$ function is used transmit and receive operation start when "L" is applied to the $\overline{\text{CTSi}}/\overline{\text{RTSi}}$ (i=0 to 2) pin. Transmit and receive operation begins when the $\overline{\text{CTSi}}/\overline{\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data.

When the $\overline{\text{RTS}}$ function is used, the $\overline{\text{CTSi}/\text{RTSi}}$ pin outputs on "L" signal when the microcomputer is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

CRD bit in UiC0 register = 1 (CTS/RTS function disabled)

CTSi/RTSi pin is programmable I/O function

- CRD bit = 0, CRS bit = 0 ($\overline{\text{CTS}}$ function is selected) $\overline{\text{CTSi}/\text{RTSi}}$ pin is $\overline{\text{CTS}}$ function
- CRD bit = 0, CRS bit = 1 (\overline{RTS} function is selected) $\overline{CTSi}/\overline{RTSi}$ pin is \overline{RTS} function

(g) CTS/RTS Separate Function (UART0)


This function separates $\overline{CTS}_0/\overline{RTS}_0$, outputs \overline{RTS}_0 from the P60 pin, and accepts as input the \overline{CTS}_0 from the P64 pin. To use this function, set the register bits as shown below.

• U0C0 register's CRD bit = 0 (enables UART0 CTS/RTS)

- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 CTS/RTS)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin)

• UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.







Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 1.15.1 lists the specifications of the UART mode.

Table 1.15.1. UART Mode Specifications

Item	Specification		
Transfer data format	 Character bit (transfer data): Selectable from 7, 8 or 9 bits 		
	Start bit: 1 bit		
	 Parity bit: Selectable from odd, even, or none 		
	Stop bit: Selectable from 1 or 2 bits		
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1)		
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16		
	• CKDIR bit = "1" (external clock) : fEXT/16(n +1) (Note 3)		
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable		
Transmission start condition			
	 The TE bit of UiC1 register= 1 (transmission enabled) 		
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 		
	– If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"		
Reception start condition	Before reception can start, the following requirements must be met		
-	- The RE bit of UiC1 register= 1 (reception enabled)		
	- Start bit detection		
Interrupt request	For transmission, one of the following conditions can be selected		
generation timing	- The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the		
generation tinning	UiTB register to the UARTi transmit register (at start of transmission)		
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from		
	the UARTi transmit register		
	For reception		
	When transferring data from the UARTi receive register to the UiRB register (at		
	completion of reception)		
Error detection	Overrun error (Note 1)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	UiRB register and received the bit one before the last stop bit of the next data		
	Framing error		
	This error occurs when the number of stop bits set is not detected		
	Parity error		
	-		
	This error occurs when if parity is enabled, the number of 1's in parity and		
	character bits does not match the number of 1's set		
	Error sum flag		
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered		
Select function	LSB first, MSB first selection		
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7		
	can be selected		
	Serial data logic switch		
	This function reverses the logic of the transmit/receive data. The start and stop bits		
	are not reversed.		
	• TxD, RxD I/O polarity switch		
	This function reverses the polarities of hte TxD pin output and RxD pin input. The		
	logic levels of all I/O data is reversed.		
	Separate CTS/RTS pins (UART0)		
	CTS0 and RTS0 are input/output from separate pins		

Note 1: If an overrun error occurs, the value of UIRB register will be indeterminate. The IR bit of SIRIC register does not change. Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4. Note 3: CKDIR of U2MR must be set "0" to select internal clock.



Register	Bit	Function			
UiTB	0 to 8	Set transmission data (Note 1)			
UiRB	0 to 8	Reception data can be read (Note 1)			
	OER,FER,PER,SUM	Error flag			
UiBRG	0 to 7	Set a transfer rate			
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long			
		Set these bits to '1012' when transfer data is 8 bits long			
		Set these bits to '1102' when transfer data is 9 bits long			
	CKDIR	Select the internal clock or external clock			
	STPS	Select the stop bit			
	PRY, PRYE	Select whether parity is included and whether odd or even			
	IOPOL	Select the TxD/RxD input/output polarity			
UiC0	CLK0, CLK1	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Enable or disable the CTS or RTS function			
	NCH	Select TxDi pin output mode (Note 2)			
	CKPOL	Set to "0"			
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this			
		bit to "0" when transfer data is 7 or 9 bits long.			
UiC1	TE	Set this bit to "1" to enable transmission			
	ТІ	Transmit buffer empty flag			
	RE	Set this bit to "1" to enable reception			
	RI	Reception complete flag			
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt			
	U2RRM (Note 2)	Set to "0"			
	UiLCH	Set this bit to "1" to use inverted data logic			
	UiERE	Set to "0"			
UiSMR	0 to 7	Set to "0"			
UiSMR2	0 to 7	Set to "0"			
UiSMR3	0 to 7	Set to "0"			
UiSMR4	0 to 7	Set to "0"			
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt			
	U0RRM, U1RRM	Set to "0"			
	CLKMD0	Invalid because CLKMD1 = 0			
	CLKMD1	Set to "0"			
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin			
	7	Set to "0"			

Table 1.15.2. Registers to Be Used and Settings in UART Mode

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Note 3: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0". i=0 to 2

Table 1.15.3 lists the functions of the input/output pins during UART mode. Table 1.15.4 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection	
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)	
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)	
CLKi	Input/output port	UiMR register's CKDIR bit=0	
(P61, P65)	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0	
CTSi/RTSi (P60, P64, P73)	CTS input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0	
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1	
	Input/output port	UiC0 register's CRD bit=1	

Table 1.15.3. I/O Pin Functions

Table 1.15.4. P64 Pin Functions

Pin function	Bit set value				
	U1C0	C0 register UCON register		PD6 register	
	CRD	CRS	RCSP	CLKMD1	PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	
CTS ₀ (Note)	0	0	1	0	0

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0C0 register's CRS bit to "1" (RTS0 selected).






Figure 1.15.1. Transmit Operation






Figure 1.15.2. Receive Operation

Bit Rates

In UART mode, the frequency set by the UiBRG register (i=0 to 2) divided by 16 become the bit rates. Table 1.15.5 lists example of bit rates and settings.

Table 1.15.5. Example of Bit Rates and Settings

Bit Rate	Count Source	Peripheral Functio	n Clock : 16MHz	Peripheral Functio	n Clock : 24MHz
(bps)	of BRG	Set Value of BRG : n	Actual Time (bps)	Set value of BRG : n	Actual Time (bps)
1200	f8	103 (67h)	1202	155 (96h)	1202
2400	f8	51 (33h)	2404	77 (46h)	2404
4800	f8	25 (19h)	4808	38 (26h)	4808
9600	f1	103 (67h)	9615	155 (96h)	9615
14400	f1	68 (44h)	14493	103 (67h)	14423
19200	f1	51 (33h)	19231	77 (46h)	19231
28800	f1	34 (22h)	28571	51 (33h)	28846
31250	f1	31 (1Fh)	31250	47 (2Fh)	31250
38400	f1	25 (19h)	38462	38 (26h)	38462
51200	f1	19 (13h)	50000	28 (1Ch)	51724



Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below.

- Resetting the UiRB register (i=0 to 2)
- (1) Set the RE bit in the UiC1 register to "0" (reception disabled)
- (2) Set the RE bit in the UiC1 register to "1" (reception enabled)

• Resetting the UiTB register (i=0 to 2)

- (1) Set the SMD2 to SMD0 bits in the UiMR register "000b" (Serial I/O disabled)
- (2) Set the SMD2 to SMD0 bits in the UiMR register "001b", "101b", "110b".
- (3) "1" is written to RE bit in the UiC1 register (reception enabled), regardless of the TE bit in the UiCi register

(a) LSB First/MSB First Select Function

As shown in Figure 1.15.3, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When Ui	C0 register's UFORM bit = 0 (LSB first)
CLKi	
TXDi	ST \ D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7 \ P \ SP
RXDi	ST (D0) D1) D2) D3) D4) D5) D6) D7) P) SP
(2) When Ui	C0 register's UFORM bit = 1 (MSB first)
CLKi	
TXDi	ST / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0 / P / SP
RXDi	ST / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0 / P / SP
transn in at th bit = 0	The probability of the transfer clock), the UiC1 register's CKPOL bit = 0 ($P : Parity bit P : Parity bit P : Parity bit P : Parity bit SP : Stop bit i = 0 (no reverse), UiMR register's STPS bit = 0 (1 stop bit) and register's PRYE bit = 1 (parity enabled).$

Figure 1.15.3. Transfer Format



(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.15.4 shows serial data logic.

(1) When the UiC1 register's UiLCH bit = 0 (no reverse)			
Transfer clock			
TxDi (no reverse)	"H"		
(2) When the	UiC1 register's UiLCH bit = 1 (reverse)		
Transfer clock			
TxDi (reverse)	"H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> SP		
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge of the transfer clock), the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled).ST : Start bit P : Parity bit SP : Stop bit 			

Figure 1.15.4. Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxDi pin output and RxDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 1.15.5 shows the TxD pin output and RxD pin input polarity inverse.

(1) When the UiMR register's IOPOL bit = 0 (no reverse)
TxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
RxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
(2) When the UiMR register's IOPOL bit = 1 (reverse)
TxDi "H" (reverse) "L" ST <u>(D0) D1 (D2 (D3) D4 (D5 (D7) ア)</u> SP
RxDi ^{"H"} / ST く <u>D0 く D1 く D2 く D3 く D4 く D5 く D6 く D7 く P</u> SP (reverse)
Note: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and the UiMR register's PRYE bit = 1 (parity enabled). ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2

Figure 1.15.5. TxD and RxD I/O Polarity Inverse



(d) CTS/RTS Function

When the $\overline{\text{CTS}}$ function is used transmit operation start when "L" is applied to the $\overline{\text{CTSi}/\text{RTSi}}$ (i=0 to 2) pin. Transmit operation begins when the $\overline{\text{CTSi}/\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit operation, the operation stops before the next data.

When the RTS function is used, the CTSi/RTSi pin outputs on "L" signal when the microcomputer is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

CRD bit in UiC0 register = 1 (disable CTS/RTS function of UART0)

CTSi/RTSi pin is programmable I/O function

• CRD bit = 0, CRS bit = 0 ($\overline{\text{CTS}}$ function is selected) $\overline{\text{CTSi}}/\overline{\text{RTSi}}$ pin is $\overline{\text{CTS}}$ function

• CRD bit = 0, CRS bit = 1 (\overline{RTS} function is selected) $\overline{CTSi}/\overline{RTSi}$ pin is \overline{RTS} function

(e) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0/RTS_0}$, outputs $\overline{RTS_0}$ from the P60 pin, and accepts as input the $\overline{CTS_0}$ from the P64 pin. To use this function, set the register bits as shown below.

• U0C0 register's CRD bit = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)

- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.




Figure 1.15.6. CTS/RTS Separate Function



Special Mode 1 (I²C mode)

 I^2C mode is provided for use as a simplified I^2C interface compatible mode. Table 1.16.1 lists the specifications of the I^2C mode. Table 1.16.2 lists the registers used in the I^2C mode and the register values set. Figure 1.16.1 shows the block diagram for I^2C mode. Figure 1.16.2 shows SCLi timing.

As shown in Table 1.16.4, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	During master		
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)		
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16		
	During slave		
	CKDIR bit = "1" (external clock) : Input from CLKi pin		
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)		
	 The TE bit of UiC1 register= 1 (transmission enabled) 		
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 		
Reception start condition	Before reception can start, the following requirements must be met (Note 1)		
	 The RE bit of UiC1 register= 1 (reception enabled) 		
	 The TE bit of UiC1 register= 1 (transmission enabled) 		
	 The TI bit of UiC1 register= 0 (data present in the UiTB register) 		
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge		
generation timing	detected		
Error detection	Overrun error (Note 2)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	UiRB register and received the 8th bit of the data		
Select function	Arbitration lost		
	Timing at which the UiRB register's ABT bit is updated can be selected		
	• SDAi digital delay		
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable		
	Clock phase setting		
	With or without clock delay selectable		

Table 1.16.1. I²C Mode Specifications

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.






Figure 1.16.1. I²C Mode Block Diagram



Register	Bit	Function			
		Master	Slave		
UiTB ³	0 to 7	Set transmission data	Set transmission data		
UiRB ³	0 to 7	Reception data can be read	Reception data can be read		
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit		
	ABT	Arbitration lost detection flag	Invalid		
	OER	Overrun error flag	Overrun error flag		
UiBRG	0 to 7	Set a transfer rate	Invalid		
UiMR ³	SMD2 to SMD0	Set to '0102'	Set to '0102'		
	CKDIR	Set to "0"	Set to "1"		
	IOPOL	Set to "0"	Set to "0"		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid		
	CRS	Invalid because CRD = 1	Invalid because CRD = 1		
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag		
	CRD	Set to "1"	Set to "1"		
	NCH	Set to "1" ²	Set to "1" ²		
	CKPOL	Set to "0"	Set to "0"		
	UFORM	Set to "1"	Set to "1"		
UiC1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception		
	RI	Reception complete flag	Reception complete flag		
	U2IRS ¹	Invalid	Invalid		
	U2RRM ¹ ,	Set to "0"	Set to "0"		
	UILCH, UIERE				
UiSMR	IICM	Set to "1"	Set to "1"		
	ABC	Select the timing at which arbitration-lost is detected	Invalid		
	BBS	Bus busy flag	Bus busy flag		
	3 to 7	Set to "0"	Set to "0"		
UiSMR2	IICM2	Refer to Table 1.16.4.	Refer to Table 1.16.4.		
	CSC	Set this bit to "1" to enable clock synchronization	Set to "0"		
	SWC	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output		
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9th		
		bit of clock	bit of clock		
	ALS	Set this bit to "1" to have SDAi output	Set to "0"		
		stopped when arbitration-lost is detected			
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at start condition detection		
	SWC2	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output		
		forcibly pulled low	forcibly pulled low		
	SDHI	Set this bit to "1" to disable SDAi output	Set this bit to "1" to disable SDAi output		
	7	Set to "0"	Set to "0"		
UISMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"		
	CKPH	Refer to Table 1.16.4	Refer to Table 1.16.4		
L	DL2 to DL0	Set the amount of SDAi digital delay	Set the amount of SDAi digital delay		

i=0 to 2 Notes:

- 1. Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TxD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.



Register	Bit	Function		
		Master	Slave	
UiSMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"	
		condition		
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"	
		condition		
	STPREQ	Set this bit to "1" to generate stop	Set to "0"	
		condition		
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"	
		stopped when stop condition is detected		
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L"	
			hold at the falling edge of the 9th bit of	
			clock	
IFSR2A	IFSR26, ISFR27	Set to "1"	Set to "1"	
UCON	U0IRS, U1IRS	Invalid	Invalid	
	2 to 7	Set to "0"	Set to "0"	

Table 1.16.3.	 Registers to Be Used and Settings in I²C I 	Mode (2) (Continued)
---------------	---	----------------------

i=0 to 2



Table 1.16.4. I²C Mode Functions

Function	Clock Synchronous Serial I/O	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)					
	Mode (SMD2 to SMD0 = 001b, IICM = 0)	IICM2 = 0 (NACK/ACK inte	. ,	IICM2 = 1 (UART transmit/			
		CKPH = 0 (No clock delay)		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)		
Factor of Interrupt Number 6, 7 and 10 ^(1, 5, 7)		Start condition d (See Table 1.16		condition detection Bit Functions)	on		
Factor of Interrupt Number 15, 17 and 19 ^(1, 6)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgr detection (NACk Rising edge of S	()	UARTi transmiss Rising edge of SCLi 9th bit	ion UARTi transmission Falling edge of SCL next to the 9th bit		
Factor of Interrupt Number 16, 18 and 20 ^(1, 6)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment detection (ACK) Rising edge of SCLi 9th bit					
Timing for Transferring Data From the UART Reception Shift Register to the UiRB Register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of S	CLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit		
UARTi Transmission Output Delay	Not delayed	Delayed					
Functions of P6_3, P6_7 and P7_0 Pins	TXDi output	SDAi input/output					
Functions of P6_2, P6_6 and P7_1 Pins	RXDi input	SCLi input/output					
Functions of P6_1, P6_5 and P7_2 Pins	CLKi input or output selected	(Cannot be used in I ² C mode)					
Noise Filter Width	15ns	200ns					
Read RXDi and SCLi Pin Levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is s					
Initial Value of TXDi and SDAi Outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in	the port registe	er before setting I ²	C mode ⁽²⁾		
Initial and End Values of SCLi		Н	L	Н	L		
DMA1 Factor ⁽⁶⁾	UARTi reception			UARTi reception Falling edge of S	CLi 9th bit		
Store Received Data	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register 1st to 7th bits of the receive stored into bits 6 to 0 in the register. 8th bit is stored into UiRB register.		to 0 in the UiRB			
					1st to 8th bits are stored into bits 7 to 0 in the UiRB register ⁽³⁾		
Read Received Data	The UiRB register status is read	1			Bits 6 to 0 in the UiRB register ⁽⁴⁾ are read as bits 7 to 1. Bit 8 in the UiRB register is read as bit 0.		

i = 0 to 2 NOTES :

1. If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to Changing the Interrupt Generate Factor.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to

clear the IR bit to "0" (interrupt not requested) after changing those bits. SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the UiSMR3 register

2. Set the initial value of SDAi output while the SMD2 to SMD0 bits in the UiMR register = 000b (serial I/O disabled).


3. Second data transfer to UiRB register (Rising edge of SCLi 9th bit)

4. First data transfer to UiRB register (Falling edge of SCLi 9th bit)

5. See Figure 1.16.4 STSPSEL Bit Functions.

 See Figure 1.16.2 Transfer to UIRB Register and Interrupt Timing
 When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to "1" (factor of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR27 bit to "1" (factor of interrupt: UART1 bus collision).





RENESAS

• Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 1.16.3. Detection of Start and Stop Condition

• Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the UiSMR4 register (i = 0 to 2) to "1" (start).

A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to "1" (start). A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to "1" (start).

The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).

(2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

The function of the STSPSEL bit is shown in Table 1.16.5 and Figure 1.16.4.





Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Star/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condi-
request generation timing		tion

Table 1.16.5. STSPSEL Bit Functions




Figure 1.16.4. STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

RENESAS

Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 1.16.4.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the highimpedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.



• ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is se to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

• Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



Special Mode 2

Multiple slaves can be serially communicated from one master. Synchronous clock polarity and phase are selectable. Table 1.16.6 lists the specifications of Special Mode 2. Table 1.16.7 lists the registers used in Special Mode 2 and the register values set. Figure 1.16.5 shows communication control example for Special Mode 2. UART2 is not available in this mode.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	UiMR(i=0 to 1) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	Slave mode
	CKDIR bit = "1" (external clock selected) : Input from CLKi pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	 The RE bit of UiC1 register= 1 (reception enabled)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register= 0 (data present in the UiTB register)
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	– The UiIRS bit of UiC1 register = 0 (transmit buffer empty): when transferring data
	from the UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

Table 1.16.6.	Special	Mode 2	Specifications
---------------	---------	--------	----------------

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the JiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.






Figure 1.16.5. Serial Bus Communication Control Example (UART0)



Register	Bit	Function					
UiTB(Note2)	0 to 7	Set transmission data					
UiRB(Note2)	0 to 7	Reception data can be read					
	OER	Overrun error flag					
UiBRG	0 to 7	Set a transfer rate					
UIMR(Note2)	SMD2 to SMD0	Set to '0012'					
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode					
	IOPOL	Set to "0"					
UiC0	CLK1, CLK0	Select the count source for the UiBRG register					
	CRS	Invalid because CRD = 1					
	TXEPT	Transmit register empty flag					
	CRD	Set to "1"					
	NCH	Select TxDi pin output format					
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit					
	UFORM	Set to "0"					
UiC1	TE	Set this bit to "1" to enable transmission					
	TI	Transmit buffer empty flag					
	RE	Set this bit to "1" to enable reception					
	RI	Reception complete flag					
	U2IRS (Note 1)	Select UART2 transmit interrupt cause					
	U2RRM(Note 1),	Set to "0"					
	U2LCH, UIERE						
UiSMR	0 to 7	Set to "0"					
UiSMR2	0 to 7	Set to "0"					
UiSMR3	СКРН	Clock phases can be set in combination with the UiC0 register's CKPOL bit					
	NODC	Set to "0"					
	0, 2, 4 to 7	Set to "0"					
UiSMR4	0 to 7	Set to "0"					
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause					
	U0RRM, U1RRM	Set to "0"					
	CLKMD0	Invalid because CLKMD1 = 0					
	CLKMD1, RCSP, 7	Set to "0"					

Table 1.16.7.	Registers to	Be Used and	Settings in	Special Mode 2
	110910101010	Bo oooa ana	ooungo m	

Note 1: Set the U0C0 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

i = 0 to 1



Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

Figure 1.16.6 shows the transmission and reception timing in master (internal clock).

Figure 1.16.7 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 1.16.8 shows the transmission and reception timing (CKPH=1) in slave (external clock).

Clock output (CKPOL=0, CKPH=0)	"H"								
Clock output (CKPOL=1, CKPH=0)	"H"								1
Clock output (CKPOL=0, CKPH=1)	"H" "L"								
Clock output (CKPOL=1, CKPH=1)	"H" "L"								
Data output timing	"H"	Do	D1	D2	D3	D4	D5	D6	D7
Data input timing		1	1	1	1	1	1	1	1

Figure 1.16.6. Transmission and Reception Timing in Master Mode (Internal Clock)






Figure 1.16.7. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)




Figure 1.16.8. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)



SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 1.17.1 shows the block diagram of SI/O3 and SI/O4, and Figure 1.17.2 shows the SI/O3 and SI/O4-related registers. SI/O4 is derectly connected to IT800 internally.

Table 1.17.1 shows the specifications of SI/O3 and SI/O4.





Figure 1.17.1. SI/O3 and SI/O4 Block Diagram





RENESAS

Item	Specification				
Transfer data format	Transfer data length: 8 bits				
Transfer clock	SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : fj/ 2(n+1)				
	fj = f1SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.				
	SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1)				
Transmission/reception	Before transmission/reception can start, the following requirements must be met				
start condition	Write transmit data to the SiTRR register (Notes 2, 3)				
Interrupt request	When SiC register's SMi4 bit = 0				
generation timing	The rising edge of the last transfer clock pulse (Note 4)				
	When SMi4 = 1				
	The falling edge of the last transfer clock pulse (Note 4)				
CLKi pin function	I/O port, transfer clock input, transfer clock output				
SOUTI pin function	I/O port, transmit data output, high-impedance				
SINi pin function	I/O port, receive data input				
Select function	LSB first or MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7				
	can be selected				
	 Function for setting an SOUTI initial value set function 				
	When the SiC register's SMi6 bit = 0 (external clock), the SOUTI pin output level while				
	not transmitting can be selected.				
	CLK polarity selection				
	Whether transmit data is output/input timing at the rising edge or falling edge of				
	transfer clock can be selected.				

Table 1.17.1. SI/O3 and SI/O4 Specifications

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

• If the SiC register's SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi7 bit.

• If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.

• Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.

- Note 2: Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- Note 3: When the SiC register's SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.



(a) SI/Oi Operation Timing

Figure 1.17.3 shows the SI/Oi operation timing




Figure 1.17.3. SI/Oi Operation Timing

(b) CLK Polarity Selection

The SiC register's SMi4 bit allows selection of the polarity of the transfer clock. Figure 1.17.4 shows the polarity of the transfer clock.

(1) When SiC register's SMi4 bit = "0"	
	(Note 2)
SINi D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7	
(2) When SiC register's SMi4 bit = "1"	
	(Note 3)
SINi D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7	
i=3 and 4	
Note 1: This diagram applies to the case where the SiC register bits are s SMi5=0 (LSB first) and SMi6=1 (internal clock)	set as follows:
Note 2: When the SMi6 bit=1 (internal clock), a high level is output from t	he CLKi
pin if not transferring data. Note 3: When the SMi6 bit=1 (internal clock), a low level is output from th pin if not transferring data.	e CLKi

Figure 1.17.4. Polarity of Transfer Clock



(c) Functions for Setting an SOUTI Initial Value

If the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. Figure 1.17.5 shows the timing chart for setting an SOUTi initial value and how to set it.




Figure 1.17.5. SOUTI's Initial Value Setting



Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 55 lines P1, P4 to P9 (except P85). Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pullup resistor. There is no external connections for port P1_0 to P1_4, P1_6 to P1_7, P4_0 to P4_7, P5_0 to P5_7, P7_2, P7_5, P7_7, P8_2, P8_6 to P8_7, P9_3 to P9_7.

Figures 1.18.1 to 1.18.4 show the I/O ports. Figure 1.18.5 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set. (1) Port Pi Direction Register (PDi Register, i = 1, 4 to 9)

Figure 1.18.6 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

No direction register bit for P85 is available.

(2) Port Pi Register (Pi Register, i = 1, 4 to 9)

Figure 1.18.7 show the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

(3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers)

Figure 1.18.8 shows the PUR0 to PUR2 registers.


The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

(4) Port Control Register


Figure 1.18.9 shows the port control register.

When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.






RENESAS







RENESAS




Figure 1.18.4. I/O Ports (4)







Figure 1.18.5. I/O Pins










Figure 1.18.7. P1, P4 to P9



		Symbol PUR0	Address 03FC16	After reset 0016	
		Bit symbol	Bit name	Function	R
		(b2-b0)	Nothing is assigned. When When read, its content is inde		-
	!	PU03	P14 to P17 pull-up	0 : Not pulled high 1 : Pulled high (Note 2)	R١
		(b7-b4)	Nothing is assigned. When When read, its content is inde		-
	in for which	his bit is "1" (pu	an be modified. Illed high) and the direction b	it is "0" (input mode) is pulled high.	
•		Symbol PUR1	Address 03FD16	After reset(Note 5) 00000002 000000102	
		Bit symbol	Bit name	Function	R١
	i	(b3-b0)	Nothing is assigned. When When read, its content is inde		
		PU14	P60 to P63 pull-up	0 : Not pulled high	R١
		PU15	P64 to P67 pull-up	1 : Pulled high (Note 3)	R١
		PU16	P72 to P73 pull-up (Note 1)		R١
·		PU17	P74 to P77 pull-up		
	memory ex	ension and mic	pull-ups.	are not pulled high although the co	R\ R
Note 2: During of these Note 3: The pir Note 3: The program Note 5: The va • 0000 • 0000 The val • 0000 • 0000	memory exit e bits can be n for which ti PM01 to PM0 m during sin, alues after ha 00002 when 00002 when 00002 when 00002 when 00102 when (microproce	ension and mice e modified. his bit is "1" (pu 00 bits are set to gle-chip mode, rodware reset to i input on CNVs input on CNVs ftware reset, wa input on C	pull-ups. proprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: as pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00	t is "0" (input mode) is pulled high. node) or "112" (microprocessor mode	ntent
Note 2: During of these Note 3: The pir Note 3: The program Note 5: The va • 0000 • 0000 The val • 0000 • 0000 • 0000 • 0000 • 0000 • 0000	memory exit e bits can be n for which ti PM01 to PM0 m during sin, alues after ha 00002 when 00102 when 00002 when 00002 when 00102 when (microproce	ension and mice e modified. his bit is "1" (pu 00 bits are set to gle-chip mode, rodware reset to i input on CNVs input on CNVs ftware reset, wa input on C	pull-ups. proprocessor modes, the pins lled high) and the direction bi o "012" (memory expansion m the PU11 bit becomes "1". and 2 are as follows: as pin is "L" ss pin is "L" atchdog timer reset and oscill 0 bits of PM0 register are "00	t is "0" (input mode) is pulled high. node) or "112" (microprocessor mode ation stop detection reset are as foll 02" (single-chip mode)	ntent
Note 2: During of these Note 3: The pir Note 3: The program Note 5: The va • 0000 • 0000 The val • 0000 • 0000 • 0000 • 0000 • 0000	memory exit e bits can be n for which the PM01 to PM01 m during sin- alues after ha 100002 when 100102 when 100002 when 100002 when 100102 when 1001000000000000000000000000000000000	ension and mice e modified. his bit is "1" (pu 00 bits are set ti gle-chip mode, rrdware reset 1 h input on CNVs fitware reset, wa h PM 01 to PMC hore PM 01 to PMC ssor mode) er 2 Symbol PUR2	Address 03FE16	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode ation stop detection reset are as foll 2" (single-chip mode) 12" (memory expansion mode) or After reset 0016	e) in
Note 2: During of these Note 3: The pir Note 3: The program Note 5: The va • 0000 • 0000 The val • 0000 • 0000 • 0000 • 0000 • 0000 • 0000	memory exit e bits can be n for which the PM01 to PM01 m during sin- alues after ha 100002 when 100102 when 100002 when 100002 when 100102 when 1001000000000000000000000000000000000	ension and mice modified. nis bit is "1" (pu 00 bits are set to gle-chip mode, indware reset 1 n input on CNVs input on CNVs ftware reset, wa n PM 01 to PMC n PM 01 to PMC ssor mode) er 2 Bit symbol	Address O3FE16 Bit name	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode ation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function	ntent e) in lows:
Note 2: During of these Note 3: The pir Note 3: The program Note 5: The va • 0000 • 0000 The val • 0000 • 0000 • 0000 • 0000 • 0000 • 0000	memory exit e bits can be n for which the PM01 to PM01 m during sin- alues after ha 100002 when 100102 when 100002 when 100002 when 100102 when 1001000000000000000000000000000000000	ension and mic emodified. nis bit is "1" (pu 00 bits are set to gle-chip mode, and a set to gle-chip mode, and a set to gle-chip mode, and a set to input on CNVs ftware reset, with a PM 01 to PMC ssor mode) er 2 Bit symbol PU20	Address O3FE16 Bit name P80 to P83 pull-up	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode ation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function 0 : Not pulled high	ntent e) in lows:
Note 2: During of these Note 3: The pir Note 3: The program Note 5: The va • 0000 • 0000 The val • 0000 • 0000 • 0000 • 0000 • 0000 • 0000	memory exit e bits can be n for which the PM01 to PM01 m during sin- alues after ha 100002 when 100102 when 100002 when 100002 when 100102 when 1001000000000000000000000000000000000	ension and mice modified. nis bit is "1" (pu 00 bits are set to gle-chip mode, indware reset 1 n input on CNVs input on CNVs ftware reset, wa n PM 01 to PMC n PM 01 to PMC ssor mode) er 2 Bit symbol	Address O3FE16 Bit name	t is "0" (input mode) is pulled high. hode) or "112" (microprocessor mode ation stop detection reset are as foll 02" (single-chip mode) 12" (memory expansion mode) or After reset 0016 Function	ntent e) in lows:








Figure 1.18.9. PCR Register



Pin name	Connection
Ports P1, P6 to P9 (excluding P85)	After setting for input mode, connect every pin to VSS via a resistor(pull-down); or after setting for output mode, leave these pins open. (2, 3, 4)
XOUT (Note 1)	Open
P85	Connect via resistor to Vcc (pull-up)
VccA	Connect to Vcc
VssA	Connect to Vss

Table 1.18.1. Unassigned Pin Handling in Single-chip Mode (Excluding Analog Pins)

NOTES:

1. With external clock input to XIN pin.

2. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

3. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

4. When the port P7_0 is set for output mode, make sure a low-level signal is output from the pin. The port P7_0 is N-channel open-drain output.






Figure 1.18.10. Unassigned Pins Handling (Excluding Analog Pins)



Electrical Characteristics

Table 1.19.1.	Absolute	Maximum	Ratings	
---------------	----------	---------	---------	--

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply volt	age	Vcc=VccA	-0.3 to 4.2	V
VccA	Analog sup	pply voltage	Vcc=VccA	-0.3 to 4.2	V
Vı	Input voltage	RESET, CNVss P60 to P67, P71, P73, P74, P76, P80 to P85, P90 to P92, XIN		-0.3 to Vcc+0.3	V
		P70		-0.3 to 6.5	V
Vo	Output voltage	P60 to P67, P71, P73, P74, P76, P80 to P84, P90 to P92, XOUT, TS		-0.3 to Vcc1+0.3	V
		P70		-0.3 to 6.5	V
Pd	Power diss	sipation		500	mW
Topr	Operating	ambient temperature		-20 to 85/-40 to 85/-40 to 105 (Note 1)	°C
Tstg	Storage ter	mperature		-65 to 150	°C

Note 1: Refer to Tables 1.1.5 and 1.1.6 Product code.



Symbol		Parameter			Standar		- Unit
		Falameter		Min.	Тур.	Max.	• • • •
Vcc	Supply volta	ge		3.0	3.3	3.6	V
VccA	Analog supp	bly voltage			Vcc		V
Vss	Supply volta	ge			0		V
VssA	Analog supp	oly voltage			0		V
Viн	HIGH input voltage	P60 to P67, P71, P73, P74, P76, P80 to P84, P90 to P92 XIN, RESET, CNVss		0.8Vcc		Vcc	V
		P70		0.8Vcc		6.5	V
VIL	LOW input voltage	P60 to P67, P70, P71, P73, P74, P76, P80 to P84, P90 to P92 XIN, RESET, CNVss		0		0.2Vcc	V
I _{OH (peak)}	HIGH peak of current	P60 to P67, P71, P73, P74, P76, P80 to P84, P90 to P92, TS				-10.0	mA
I _{OH (avg)}	HIGH average output curre					-5.0	mA
I _{OL (peak)}	LOW peak of current	P60 to P67, P70, P71, P73, P74, P76, P80 to P84, P90 to P92, TS				10.0	mA
I _{OL (avg)}	LOW average output curre					5.0	mA
f (XIN)	Main clock in (Note 4)	nput oscillation frequency	Vcc=3.0 to 3.6V		5.12		MH
f (Ring)	Ring oscillat	ion frequency			1		MHz
f (BCLK)	CPU operati	on clock			15.36		MH
Tsu(PLL)	PLL frequen	cy synthesizer stabilization wait time	Vcc=3.0V			50	ms

Table 1.19.2. Recommended Operating Conditions (Note 1)

Note 1: Referenced to Vcc = 3.0 to 3.6V at Topr = -20 to 85 °C/-40 to 85 °C/-40 to 105 °C unless otherwise specified. Note 2: The mean output current is the mean value within 100ms. Note 3: The total IoL (peak) for all ports must be 80mA max, the total IOH (peak) for all ports must be -40mA max.



Sumbol	Parameter		Standard			
Symbol	Fai	ameter	Min.	Typ. (Note 2)	Max	Unit
-	Erase/Write cycle (No	ote 3)	100 (Note 4)			cycle
_	Word program time (Vcc=3.3V, Topr=25°C)		75	600	μs
-	Block erase time	8Kbyte block		0.4	9	s
		16Kbyte block		0.7	9	s
		32Kbyte block		1.2	9	s
tPS	Flash Memory Circuit	t Stabilization Wait Time			15	μs
_	Data retention time (I	Note 5)	20			year

Table 1.19.3.	. Flash Memory Version Electrical Characteristics (Note 1)
---------------	--

Note 1: When not otherwise specified, Vcc = 3.0 to 3.6V; Topr = 0 to 60 $^{\circ}$ C.

Note 2: VCC = 3.3V; Topr = 25 °C.

Note 3: Program and Erase Endurance refers to the number of times a block erase can be performed. If the program and erase endurance is n (n=100),

each block can be erased n times. For example, if a 8Kbytes block 0 is erased after writing 1 word data 4096 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

Note 4: Maximum number of E/W cycles for which opration is guaranteed.

Note 5: Topr = 55°C.

Note 6: Customers desiring E/W failure rate information should contact their Renesas technical support representative.


Table 1.19.4. Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash program, erase voltage	Flash read operation voltage
$Vcc = 3.3 V \pm 0.3 V$	Vcc = 3.0 to 3.6 V



Symbol	Parameter	Measuring condition		Standard		Linit
- Cynhoor		modeumig contaition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on				2	ms
td(R-S)	STOP release time	Vcc =3.0 to 3.6V			150	μS
td(M-L)	Time for internal power supply stabilization when main clock oscillation starts				50	μS

Table 1.19.5. Power Supply Circuit Timing Characteristics





Symbol		Parameter	Parameter Measuring condition			Unit	
Symbol		raidilleter	Measuring condition	Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P60 to P67, P71, P73, P74, P76, P80 to P84, P90 to P92, TS	Ioн= -1mA	Vcc-0.5		Vcc	V
Vон	HIGH output voltage	Хоит	Iон= -0.1mA	Vcc-0.5		Vcc	V
Vol		io to P67, P71, P73, P74, P76, to to P84, P90 to P92, TS	IoL=1mA			0.5	V
Vol	LOW output voltage	Хоит	IoL=0.1mA			0.5	V
VT+-VT-	Hysteresis	TAQIN, TA1IN, TA4IN, INT1 to INT3, CTS0 to CTS, SCL, SDA, CLK0 to CLK4, TA40UT, RxD0 to RxD2, SN3		0.2		0.8	v
VT+-VT-	Hysteresis	RESET		0.2	(0.7)	1.8	V
Ін	HIGH input current	P60 to P67, P70, P71, P73, P74, P76, P80 to P84, P90 to P92 XIN, RESET, CNVss	V1=3V			4.0	μΑ
lı.	LOW input current	P60 to P67, P70, P71, P73, P74, P76, P80 to P84, P90 to P92 XIN, RESET, CNVss	VI=0V			-4.0	μΑ
Rpullup	Pull-up resistance	P60 to P67, P71, P73, P74, P76, P80 to P84, P90 to P92	VI=0V	66	160	500	kΩ
RfXIN	Feedback resistance	e Xin			3.0		MΩ

Table 1.19.6. Electrical Characteristics (Note)

Note : Referenced to Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85 °C/-40 to 85 °C/-40 to 105 °C, f(BCLK) = 15.36 MHz unless otherwise specified.



Symbol	Par	ameter	Me	easuring condition	Standard			Unit	
Cynibol					Min.	Тур.	Max.	Unit	
	Power supply current	In single-chip mode, the output pins are open and other pins are Vss	Flash memory	f(BCLK)=15.36 MHz, No division		70	95	mA	
Icc	(Vcc=2.7 to 3.6V)		Flash memory Program	f(BCLK)=10MHz, Vcc1=3.0V		TBD		mA	
			Flash memory Erase	f(BCLK)=10MHz, Vcc1=3.0V		TBD		mA	

Table 1.19.7. Electrical Characteristics (2) (Note 1)

Note : Referenced to Vcc = 3.0 to 3.6V, Vss = 0V at Topr = -20 to 85 °C/-40 to 85 °C/-40 to 105 °C, f(BCLK) = 15.36 MHz unless otherwise specified.



Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C/- 40 to 85°C/- 40 to 105°C unless otherwise specified)

Table 1.19.8. External Clock Inpu

Symbol	Symbol Parameter	Standard		Unit
Symbol		Min.	Max.	Onit
tc	External clock input cycle time	195.3		ns
tw(H)	External clock input HIGH pulse width	80		ns
tw(L)	External clock input LOW pulse width	80		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns



Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C/- 40 to 85°C/- 40 to 105°C unless otherwise specified)

Table 1.19.9.	Timer A Input (Counter Input in Event Counter Mode)
---------------	---

Cumhal	Breauter	Standard		L la it
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAilN input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

Table 1.19.10. Timer A Input (Gating Input in Timer Mode)

Symbol		Standard		
	Parameter	Min.	Max.	Unit
tc(TA)	TAil input cycle time	600		ns
tw(TAH)	TAilN input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 1.19.11. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		l la it
	Faranieler	Min.	Max.	Unit
tc(TA)	TAilN input cycle time	300		ns
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.19.12. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Currente e l	Parameter	Standard		11.24
Symbol		Min.	Max.	Unit
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 1.19.13. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		11.26
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Table 1.19.14. Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Linit
		Min.	Max.	Unit
tc(TA)	TAil input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiout input setup time	500		ns
tsu(TAOUT-TAIN)	TAilN input setup time	500		ns



Timing Requirements

(VCC = 3V, VSS = 0V, at Topr = - 20 to 85°C/- 40 to 85°C/- 40 to 105°C unless otherwise specified)

Table 1.19.15. Serial I/O

Symbol	Parameter	Standard		Unit
Symbol		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	100		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.19.16. External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
Symbol	i alameter	Min.	Max.	Onit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns






Figure 1.19.1. Timing Diagram (1)






Figure 1.19.2. Timing Diagram (2)



Flash Memory Version

Flash Memory Performance

The flash memory version has three modes—CPU rewrite, standard serial input/output, and parallel input/ output modes—in which its internal flash memory can be operated on.

Note: About the parallel programmer of exclusive use, there is no schedule of development at the present time.

Table 1.20.1 shows the outline performance of flash memory version (see Table 1.1.1 for the items not listed in Table 1.20.1.).

Item		Specification		
Flash memory oper	ating mode	2 modes (CPU rewrite, standard serial I/O)		
Erase block		See Figure 1.20.1 Flash Memory Block Diagram		
Program method		In units of word		
Erase method		Block erase		
Program, erase control method		Program and erase controlled by software command		
Protect method		The block 0 and block 1 are write protected by bit FMR02.		
Number of comman	ıds	5 commands		
Program/Erase Endurance(Note)	Block 0 to 4 (program area)	100 times		
Data Retention		20 years (Topr = 55°C)		
ROM code protection		Standard serial I/O mode is supported.		

Table 1.20.1. Flash Memory Version Specifications

Note: Program and erase endurance definition

Program and erase endurance are the erase endurance of each block. If the program and erase endurance are n times (n=100), each block can be erased n times. For example, if a 8-Kbyte block 0 is erased

after writing 1 word data 4096 times, each to different addresses, this is counted as one program and erasure.

However, data cannot be written to the same address more than once without erasing the block. (Rewrite disabled)

Flash memory rewrite mode	CPU rewrite mode	Standard serial I/O mode
Function	The user ROM area is rewrit- ten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	The user ROM area is rewrit- ten by using a dedicated se- rial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART
Areas which can be rewritten	User ROM area	User ROM area
Operation mode	Single chip mode Memory expansion mode (EW0 mode) Boot mode (EW0 mode)	Boot mode
ROM programmer	None	Serial programmer



1. Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figures 1.20.1 and 1.20.2 show the block diagram of flash memory.

The user ROM area is divided into several blocks, so that memory can be erased one block at a time. The user ROM area can be rewritten in all of CPU rewrite, standard serial input/output, and parallel input/output modes.

The boot ROM area is reserved. The rewrite control program for standard serial I/O mode is stored in this area before shipment, so that the area cannot be rewritten.




Figure 1.20.1. Flash Memory Block Diagram (ROM Capacity 64K bytes)






Figure 1.20.2. Flash Memory Block Diagram (ROM Capacity 96K bytes)



Boot Mode

After a hardware reset which is performed by applying a high-level signal to the CNVss and P15 pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area. The boot ROM area contains a standard serial input/output mode based rewrite control program which was stored in it when shipped from the factory.

Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel input/output mode has a ROM code protect and standard serial input/output mode has an ID code check function.

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 1.20.3 shows the ROMCP register.

The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by clearing one or both of two ROMCP1 bits to "0" when the ROMCR bits are not '002,' with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are '002' (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel input/output mode. Therefore, use standard serial input/output or other modes to rewrite the flash memory.

• ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFE316, 0FFFE316, 0FFFF316, 0FFFF316, and 0FFFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.



b7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1 1 1 1	Symbol ROMCP		when shipped 16 (Note 4)	
	Bit symbol	Bit name	Function	RW
		Reserved bit	Set this bit to "1"	RW
		Reserved bit	Set this bit to "1"	RW
		Reserved bit	Set this bit to "1"	RW
		Reserved bit	Set this bit to "1"	RW
· · · · · · · · · · · · · · · · · · ·	ROMCR	ROM code protect reset bit (Note 2, Note 4)	00: Removes protect	RW
			10: 11: 11:	RW
	ROMCP1	ROM code protect level 1 set bit (Note 1, Note 3, Note 4)	00: 01: Protect enabled	RW
			10: J 11: Protect disabled	RW
	ct enabled),		MCP1 bits are set to other than ad against reading and rewriting i	
Note 2: If the ROMCR bit bits are other than	s are set to n '112,' ROM odified durin	A code protect level 1 is ren g parallel input/output mode	s are other than '002' <u>and</u> the RC noved. However, because the RC e, they need to be modified in sta	OMCR

Note 3: The ROMCP1 bits are effective when the ROMCR bits are '012,' '102,' or '112.' Note 4: Once any of these bits is cleared to "0", it cannot be set back to "1". If a memory block that contains the ROMCP register is erased, the ROMCP register is set to 'FF16.'

Figure 1.20.3. ROMCP Register




Figure 1.20.4. Address for ID Code Stored



CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 1.21.1 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Areas in which a	User ROM area	User ROM area
rewrite control		
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed	before being executed	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the area in which a rewrite control program exists
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		 Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed) ^(Note)
Flash memory status	 Read the FMR0 register's FMR00, 	Read the FMR0 register's FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	 Execute the Read Status Register 	
	command to read the status	
	register's SR7, SR5, and SR4 flags.	

Table 1.21.1. EW0 Mode and EW1 Mode

Note: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur.



• EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

• EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.

When an erase/program operation is initiated the CPU halts all program execution until the operation is completed.



Figure 1.21.1 shows the FMR0 and FMR1 registers.

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program or Erase is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode).

FMR02 Bit

When FMR02 bit is "0" (rewriting is disable), block 0 and block 1 do not receive the command of a program and block erase.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The internal flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to "1":

• When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

Figure 1.21.2 and 1.21.3 show the setting and resetting of EW0 mode and EW1 mode, respectively.

FMR11 Bit

Setting this bit to "1" places the microcomputer in EW1 mode.



	Sym FMI		After reset XX0000012	
	Bit symbol	Bit name	Function	RW
	FMR00	RY/BY status flag	0: Busy (being written or erased) 1: Ready	RC
	FMR01	CPU rewrite mode select bit (Note 1)	0: Disables CPU rewrite mode 1: Enables CPU rewrite mode	RW
	FMR02	Lock bit disable select bit (Note 2)	0: Enables lock bit 1: Disables lock bit	RW
	FMSTP	Flash memory stop bit (Note 3, Note 5)	0: Enables flash memory operation 1: Stops flash memory operation (placed in low power mode, flash memory initialized)	RW
	(b5-b4)	Reserved bit	Must always be set to "0"	RW
	FMR06	Program status flag (Note 4)	0: Terminated normally 1: Terminated in error	RC
	FMR07	Erase status flag (Note 4)	0: Terminated normally 1: Terminated in error	RC
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t	ner than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b	flash memory. " and then "1" in succession ers will occur before writing " am in other than the flash m executing the Clear Status bit = 1 (CPU rewrite mode). I	emory. command. If the FMR01 bit = 0, although the FM	IR03 I
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t	ner than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b	flash memory. " and then "1" in succession ers will occur before writing " am in other than the flash m executing the Clear Status bit = 1 (CPU rewrite mode). I	when the FMR01 bit = 1. Make sure 1" after writing "0". emory. command.	IR03 k
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b d by writing "	flash memory. " and then "1" in succession ers will occur before writing " am in other than the flash m executing the Clear Status bit = 1 (CPU rewrite mode). I "1" in a program, the flash m Address	when the FMR01 bit = 1. Make sure 1" after writing "0". emory. command. If the FMR01 bit = 0, although the FM	IR03 k
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 t by writing " bl register Sym	flash memory. " and then "1" in succession ers will occur before writing " am in other than the flash m executing the Clear Status bit = 1 (CPU rewrite mode). I "1" in a program, the flash m Address	when the FMR01 bit = 1. Make sure 1" after writing "0". hemory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power	IR03 k
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b by writing " by writing " by mriting fill by mriting fil	flash memory. " and then "1" in succession ers will occur before writing " ram in other than the flash m r executing the Clear Status bit = 1 (CPU rewrite mode). I "1" in a program, the flash m 1 bol Address R1 01B516	when the FMR01 bit = 1. Make sure 1" after writing "0". nemory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power After reset 0X00XX0X2	IR03 k mode
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b by writing " by writing " by writing " bit symbol 	flash memory. " and then "1" in succession ers will occur before writing " ram in other than the flash m executing the Clear Status oit = 1 (CPU rewrite mode). I "1" in a program, the flash m 1 abol Address R1 01B516 Bit name	when the FMR01 bit = 1. Make sure 1" after writing "0". temory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power After reset 0X00XX0X2 Function The value in this bit when read is	IR03 k mode
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b ' by writing " bl register Sym FMI Bit symbol (b0)	flash memory. " and then "1" in succession ers will occur before writing " ram in other than the flash m executing the Clear Status bit = 1 (CPU rewrite mode). I "1" in a program, the flash m 1 bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (when the FMR01 bit = 1. Make sure 1" after writing "0". temory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode	IR03 t mode
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b ' by writing " bl register Sym FMI Bit symbol (b0) FMR11	flash memory. " and then "1" in succession ers will occur before writing " ram in other than the flash m executing the Clear Status oit = 1 (CPU rewrite mode). I (1" in a program, the flash m bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note)	when the FMR01 bit = 1. Make sure 1" after writing "0". nemory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is	IR03 b mode
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b ' by writing " bl register Sym FMI Bit symbol (b0) FMR11 (b3-b2) —	flash memory. " and then "1" in succession ers will occur before writing " ram in other than the flash m bit = 1 (CPU rewrite mode). I "1" in a program, the flash m bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note) Reserved bit Reserved bit Reserved bit Nothing is assigned.	when the FMR01 bit = 1. Make sure 1" after writing "0". temory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is indeterminate.	RW RV RV RV
a program in oth Note 2: To set this bit to interrupts or no l Note 3: Write to this bit f Note 4: This flag is clear Note 5: Effective when t can be set to "1" nor initialized.	her than the "1", write "0 DMA transfe from a progr red to "0" by he FMR01 b ' by writing " bl register Sym FMI Bit symbol (b0) FMR11 (b3-b2) (b5-b4) 	flash memory. " and then "1" in succession ers will occur before writing " ram in other than the flash m bit = 1 (CPU rewrite mode). I "1" in a program, the flash m bol Address R1 01B516 Bit name Reserved bit EW1 mode select bit (Note) Reserved bit Reserved bit Reserved bit Nothing is assigned.	when the FMR01 bit = 1. Make sure 1" after writing "0". nemory. command. If the FMR01 bit = 0, although the FM emory is neither placed in low power After reset 0X00XX0X2 Function The value in this bit when read is indeterminate. 0: EW0 mode 1: EW1 mode The value in this bit when read is indeterminate. Must always be set to "0"	RW RV RV RV

Figure 1.21.1. FIDR Register and FMR0 and FMR1 Registers






Figure 1.21.2. Setting and Resetting of EW0 Mode






Figure 1.21.3. Setting and Resetting of EW1 Mode



Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction tion

(3) Interrupts

EW0 Mode

• Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.

• The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a \overline{NMI} or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The WDT interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a WDT interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0".

(5) Writing in the User ROM Space

EW0 Mode

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

· Avoid rewriting any block in which the rewrite control program is stored.



(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).

• Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode



Software Commands

Software commands are described below. The command code and data must be read and written in 16bit units, to and from even addresses in the user ROM area. When writing command code, the 8 highorder bits (D1t–D8) are ignored.

	First bus cycle			Second bus cycle		
Command	Mode	Address	Data (Do to D7)	Mode	Address	Data (Do to D7)
Read array	Write	Х	xxFF16			
Read status register	Write	Х	xx70 16	Read	Х	SRD
Clear status register	Write	Х	xx50 16			
Program	Write	WA	xx4016	Write	WA	WD
Block erase	Write	Х	xx20 16	Write	BA	xxD016

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM area

x: High-order 8 bits of command code (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing 'xxFF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

However, when you use Read array command immediately after a program command, please read data in the following procedure.

- (1) FF16, FF16, FF16, and FF16 are written to 4 arbitrary continuous addresses.
- (2) The head address of (1) is specified in Read array mode.
- (3) (2) is repeated until the read value and FFFF16 are in agreement.
- (4) The head address +2 of (1) is specified.
- (5) (4) is repeated until the read value and FFFF16 are in agreement.
- (6) Arbitrary addresses are specified.

Read Status Register Command (7016)

This command reads the status register.

Write 'xx7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.



Clear Status Register Command (5016)

This command clears the status register to "0".

Write 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be cleared to "0".

Program Command (4016)

This command writes data to the flash memory in 1 word (2 byte) units.

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.


Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check.")

Writing over already programmed addresses is inhibited.

Moreover, when FMR02 bit of FMR0 register is "0" (rewriting is disable), the program command to block 0 and block 1 is not received. Just behind a program command, when you execute commands other than a program command, please make it the address value which was specified by the 2nd bus cycle of a program command and which writes in and specifies the same address as an address by the 1st bus cycle of the following command.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.



rigure 1.21.4. riogram comma



Block Erase

Write 'xx2016' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check.")

Moreover, when FMR02 bit of FMR0 register is "0" (rewriting is disable), the block erase command to block 0 and block 1 is not received.

Figure 1.21.5 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

Writing over already programmed addresses is inhibited.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.




Figure 1.21.5. Block Erase Command



Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 1.21.3 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming and auto erase is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."

Table 1.21.3. Status Register

• Do to D7: Indicates the data bus which is read out when the Read Status Register command is executed.

Status register	FMR0 register	Status name	Status name		
bit	bit	Otatus hame	"0"	"1"	after reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (Do)		Reserved	-	-	

• The FMR07 bit (SR5) and FMR06 bit (SR4) are cleared to "0" by executing the Clear Status Register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase are not accepted.



Full Status Check

When an error occurs, the FMR0 register's FMR06 to FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 1.21.4 lists errors and FMR0 register status. Figure 1.21.6 shows a full status check flowchart and the action to be taken when each error occurs.

FMR00	register		
(SRD re	(SRD register)		
sta	status		Error occurrence condition
FMR07	FMR06		
(SR5)	(SR4)		
1	1	Command	When any commands are not written correctly
		sequence error	• A value other than 'xxD016' or 'xxFF16' is written in the second
			bus cycle of the block erase command (Note 1)
			When the block erase command is executed on protected blocks
			When the program command is executed on protected blocks
1	0	Erase error	• When the block erase command is executed on unprotected
			blocks but the blocks are not automatically erased correctly
0	1	Program error	When the program command is executed on unprotected blocks
			but the blocks are not automatically programmed correctly.

Note 1: The flash memory enters read array mode by writing command code 'xxFF16' in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.






Figure 1.21.6. Full Status Check and Handling Procedure for Each Error



Standard Serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory using the serial I/O port UART1. The serial I/O mode transfers the data serially in 8-bit units.

In the standard serial I/O mode the CPU executes a control program for flash memory rewrite (using the CPU's rewrite mode), rewrite data input and so forth. It is started when both the P15 (CE) pin and the CNVss pin are in "H" level after the reset is released. (In normal operation mode, set CNVss pin to "L" level.) The main clock f1 is 5.12 MHz in this mode.

This control program is written in the boot ROM area when the product is shipped.

There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronized. Standard serial I/O switches between mode 1 (clock synchronous) and mode 2 (clock asynchronous) depending on the level of CLK1 pin when the reset is released.

To use standard serial I/O mode 1 (clock synchronous), set the CLK1 pin to "H" level and release the reset. The operation uses the four UART1 pins CLK1, RxD1, TxD1 and RTS1 (BUSY). The CLK1 pin is the transfer clock input pin through which an external transfer clock is input. The TxD1 pin is for CMOS output. The RTS1 (BUSY) pin outputs an "L" level when ready for reception and an "H" level when reception starts. In mode 1, be sure the TxD1 (P67) pin is at high before reset being deasserted.

To use standard serial I/O mode 2 (clock asynchronous), set the CLK1 pin to "L" level and release the reset. The operation uses the two UART1 pins RxD1 and TxD1.

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for the M16C/62P group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 1.22.3 lists pin functions (flash memory standard serial input/output mode). Figures 1.22.1 to 1.22.2 show pin connections for serial input/output mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to the description of the functions to inhibit rewriting flash memory version.)



ID Code Check Function (D-version only, see Table 1.1.4 for D-version)

The ID code of "ALeRASE" in ASCII code is used for forced erase function. The ID code of "Protect" in ASCII code is used for standard serial I/O mode disable function. Table 1.22.1 lists Reserved Word of ID Code. All ID code storage addresses and data must match the combinations listed in Table 1.22.1. When the forced erase function or standard serial I/O mode disable function is not used, use another combination of ID codes.

ID Code Storage Address		Reserved word of ID Code (ASCII)		
		ALeRASE	Protect	
FFFDFh	ID1	41h (upper-case A)	50h (upper-case P)	
FFFE3h	ID2	4Ch (upper-case L)	72h (lower-case r)	
FFFEBh	ID3	65h (lower-case e)	6Fh (lower-case o)	
FFFEFh	ID4	52h (upper-case R)	74h (lower-case t)	
FFFF3h	ID5	41h (upper-case A)	65h (lower-case e)	
FFFF7h	ID6	53h (upper-case S)	63h (lower-case c)	
FFFFBh	ID7	45h (upper-case E)	74h (lower-case t)	

Table 1.22.1. Reserved Word of ID Code

All ID code storage addresses and data must match the combinations listed in Table 1.22.1.



Forced Erase Function (D-version only, see Table 1.1.4 for D-version)

Use the forced erase function in standard serial I/O mode. When the reserved word, "ALeRASE" in ASCII code, are sent from the serial programmer as ID codes, the contents of the user ROM area will be erased at once. However, if the ID codes stored in the ID code storage addresses are set to a reserved word other than "ALeRASE" (other than the combination table listed in Table 1.22.1), and the ROMCP1 bits in the ROMCP register are other than "11" (ROM code protect enabled), the forced erase function is ignored and ID code check is executed by the ID code check function. Table 1.22.2 lists conditions and functions for forced erase function.

When both the ID codes sent from the serial programmer and the ID codes stored in the ID code storage addresses correspond to the reserved word "ALeRASE", the user ROM area will be erased. However, when the serial programmer sends other than "ALeRASE", even if the ID codes stored in the ID code storage addresses are "ALERASE", there is no ID match and any command is ignored. The flash memory cannot be operated.

	Condition		
ID code from serial function programmer	Code in ID code storage address	ROMCP1 bits in the ROMCP register	Function
ALeRASE	ALeRASE	—	The user ROM area all erase
Other than ALeRASE (1		"11" (ROM code protect disabled)	(forced erase function)
		Other than "11" (ROM code protect enabled)	ID code check (ID code check function)
Other than ALeRASE	ALeRASE	_	ID code check (ID code check function. No ID match)
	Other than ALeRASE (1)	—	ID code check (ID code check function)

Table 1.22.2. Forced Erase Function

Note 1: For the combination of the stored addresses is "Protect", refer to "Standard Serial I/O Mode Disable Function".

Standard Serial I/O Mode Disable Function (D-version only, see Table 1.1.4 for D-version)

Use the standard serial I/O mode disable function in standard serial I/O mode. When the ID codes in the ID code stored addresses are set to "Protect" in ASCII code (see Table 1.22.1 "Reserved Word of ID Code"), the MCU does not communicate with the serial programmer. Therefore, the flash memory cannot be read, written or erased by the serial programmer.

When the ID codes are set to "Protect", and the ROMCP1 bits in the ROMCP register are set to other than "11" (ROM code protect enabled), ROM code protection cannot be disabled by the serial programmer. Therefore, the flash memory cannot be read, written or erased by the serial or parallel programmer.



Pin	Signal name	I/O	Description
Vcc,Vss	Power supply input		Apply the voltage guaranteed for Program and Erase to Vcc pin. Apply 0 V to Vss pin.
CNVss	CNVss	Т	Connect to Vcc pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
Xin	Clock input	Ι	Connect a ceramic resonator or crystal oscillator between XIN and
Хоит	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
VDCCN			Input "H" level signal.
VccA, VssA	Analog power supply input	Ι	Please connect AVcc to Vcc and connect AVss to Vss.
Vref	Standard voltage input	I	Input the standard voltage of a preamplifier and an operational amplifier.
P60 to P63	Input port P6	Ι	Input "H" or "L" level signal or open.
P64/RTS1	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin.
P65/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L."
P66/RxD1	RxD input	I	Serial data input pin.
P67/TxD1	TxD output	0	Serial data output pin. (Note 1)
P70, P71, P73, P74, P76	Input port P7	I	Input "H" or "L" level signal or open.
P80, P81, P83, P84, P85	Input port P8	I	Input "H" or "L" level signal or open.
P15	CE input	I	Input "H" level signal.
P90 to P92	Input port P11	Ι	Input "H" or "L" level signal or open.

Table 1.22.3. Functional explanation of pin (flash memory standard serial I/O mode)

Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc1 via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.



Example of Circuit Application in the Standard Serial I/O Mode

Figure 1.22.1 and 1.22.2 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial programmer to handle pins controlled by a serial programmer.




Figure 1.22.1. Circuit Application in Standard Serial I/O Mode 1






Figure 1.22.2. Circuit Application in Standard Serial I/o Mode 2



ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)



IT800AFE (Analog Front End)

1. The block diagram of analog front end

Analog front end (AFE) part is the circuit located between M16C/6S and a power line, and M16C/6S build in DAC, preamplifier, and ADC. There are the following two signal circuits in AFE.

(1)Transmitting circuit: It drives with the signal from the logic of M16C/6S inside, and this is consists of DAC with a differential output, Output filter for spectrum adjustment, Differential line driver amplifier and line coupling circuit which drive power line.

(2)Receiving circuit: This is consists of Line coupling circuit, Differential preamplifier, Input filter group and ADC. Line coupling circuit is common to both transmission and reception.




Figure 1.23.1 Analog Front End circuit block diagram

(1)Transmitting path

The characteristics required for transmitting path are as follows.

(a)A suitable output signal level is obtained on specific load.

(b)Frequency characteristic is flat in signal bandwidth.

(c)The signal level outside a zone: It is less than each regulation.

This system assumes operation in the following three fundamental signal zones.

(a)The U.S., Japan: 120k to 400kHz

(b)Europe in door: 95k to 125kHz(CENELEC B Band)

(c)Europe out door: 20k to 80kHz(CENELEC A Band)

It is necessary to perform the change of a signal zone by change of adjustment of change of the configuration of IT800, the analog filter to a signal zone, or output electric power, and the output impedance of the line driver stage (notes).

Note. Please refer to the following standard and style about the conditions outside a signal level or a zone.

(a)The U.S.:FCC standard, part 15(b)Europe:CENELEC standard, EN 50065-1(c)Japan:ARIB STD-T84



About DAC (Digital to Analog Converter)

DAC of built-in in M16C/6S is current output type 10 bit DAC. The standard level of output current can be set up by the external resistance linked to a built-in standard power supply. A DAC circuit and a load circuit are shown in Figure 1.23.2. The typical characteristic is shown in Table 1.23.1.




Figure 1.23.2 DAC (Digital to Analog Converter)

Table 1.23.1 DAC Electrical Characteristics (Vdd=3.3	±0.3V, Ta = -20 to 85°C/-40 to 85°C/-40 to 105°C
unless otherwise specified)	

Demonster	Ourseland	Ourseland One difficure		Electrical Characteristics			
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Standard voltage	Vref	Rext=2.1kΩ		0.3		V	
Standard current	Iref	Rext=2.1kΩ		0.14		mA	
External standard register	Rext			2.1		kΩ	
DAC output register	Rout/Routc	Rext=2.1kΩ			2.0	kΩ	
Full-scale current	IFULL	Rext=2.1kΩ	0.9	1	1.1	mA	
Maximum output voltage	Voutmax	Rout/Routc=2.1k Ω			Vdd-1	V	



In the circumference of a DAC circuit, it is cautious of the following point and a constant is set up.

(a)Full-scale output current of DAC

Although the current by which DAC is outputted to a pin (lout/loutc) according to the change width of an internal bit changes, total is fixed and serves as full-scale output current (IFULL). This IFULL can be set up by the following formula.

IFULL=2131/Rext(mA)

The unit of Rext is Ω

Since about 1mA of an IFULL value is the optimal value, Rext is $2.1k\Omega$.

DAC is total and lout/loutc changes between 0 to IFULL at 1024 steps by the full range for a change width of 10 bits.

The value of lout/loutc is expressed with the following formula if the step value which converted the 10bit binary input into decimal is set to d. (d=0 to 1023)

lout=IFULL/1023*d loutc=IFULL/1023*(1023-d)

(b)About DAC load resistance

Resistance (Rout/Routc) is connected to a DAC output pin.In this resistance, signal voltage occurs by the current (lout/loutc) which flows, respectively. In order to maintain the linearity of lout/loutc, it is necessary to set up Rout/Routc so that this potential may not exceed maximum 2V. Since lout/loutc is mostly set to one half of IFULL(s) at the time of a non-signal (balanced state), the signal voltage (Vout/Voutc) of a DAC output pin is set to below:

Vout=Rout X lout

Voutc=Routc X loutc

Since the recommendation value of Vout/Voutc at the time of a non-signal is about 1V, in Rext=2.1k Ω , Rout/Routc serves as 2.1k Ω .

The capacitor (Cout/Coutc) for output filters cuts the high frequency ingredient of DAC, and sets it up on balance with necessary zone frequency.



(2)Receiving circuit

(a)Preamplifier

A preamplifier circuit consists of two CMOS operational amplifiers as shown in Figure 1.23.3, the first opamp is connected as gain stage with gain of 20dB and the second opamp is connected as a voltage follower for driving of external filter.




Figure 1.23.3 Consists of Preamp circuit

Dennester	Oursehal	Oraclitica	Elec	trical Charact	eristics	Linit
Parameter	Symbol	Symbol Condition		Тур	Max	Unit
Standard voltage	Vdd		3.0	3.3	3.6	V
Input off-set voltage	Vof				15	mV
Open loop gain	Gvo	No-load	70			dB
Gain band width	BW	Gvo=0dB	5			MHz
Common mode input range	CMIR	DC to 1MHz	0.7		Vdd-0.7	V
Common mode rejection ratio	CMRR	DC to 1MHz	40			dB
Power supply rejection ratio	PSRR	DC to 1MHz	30			dB



(b)ADC (Analog to Digital Converter)

The output of the channel filter (maximum of three) connected outside is connected to 1 bit ADC which consists of an operational amplifier and a comparator.

M16C/6S build in ADC of three equivalent performances. The circuit of one ADC has composition shown in the following figure.




Figure 1.23.4 ADC block diagram

Three ADC use all three by the signal zone to be used. The constant of a filter is set up as shown in the following table.

Table 1.23.3 The example of an ADC	part constant setting
------------------------------------	-----------------------

Parts	Application characteristic	C1	C2	C3	Unit
Oanaitan	FCC/ARIB	33	22	10	pF
Capacitor	CECLEC-B	33			pF
Parts	Application characteristic	R1	R2	R3	Unit
Pagiatar	FCC/ARIB	10	10	12	kΩ
Register	CECLEC-B	10			kΩ



Usage Notes

Register Setting

Immediate values should be set in the registers containing write-only bits. When establishing a new value by modifying a previous value, write the previous value into RAM as well as the register. Change the contents of the RAM and then transfer the new value to the register.



Power Control

When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not excute any instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the MCU enters wait mode.

Program example when entering wait mode

Program Example:	JMP.B	L1	; Insert JMP.B instruction before WAIT instruction
L1	:		
	FSET	Ι	;
	WAIT		; Enter wait mode
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to 1, and then insert at least 4 NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1 (all clock stops), and, some of these may execute before the MCU enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode


Program Example:	FSET	1	
	BSET	CM10	; Enter stop mode
	JMP.B	L2	; Insert JMP.B instruction
L2:			
	NOP		; More than 4 NOP instructions
	NOP		
	NOP		
	NOP		

Stop mode and wait mode is cancelled by a hardware reset or an interrupt. if an interrupt is to be used to cancel stop mode and wait mode that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0.



Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested). "Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt of an interrupt, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions. Figure 1.24.1 shows the procedure for changing the interrupt generate factor.





Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

DMAC

Write to DMAE Bit in DMiCON Register (i = 0 to 1)

When both of the conditions below are met, follow the steps below.

- (a) Conditions
 - The DMAE bit is set to 1 again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.
- (b) Procedure
 - (1) Write 1 to the DMAE bit and DMAS bit in DMiCON register simultaneously ⁽¹⁾.
 - (2) Make sure that the DMAi is in an initial state (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

NOTES:

 The DMAS bit remains unchanged even if 1 is written. However, if 0 is written to this bit, it is set to 0 (DMA not requested). In order to prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, 1 should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is 1.) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



Timers Timer A

Timer A (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to 1 (count starts). Always make sure the TAiMR register is modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always FFFF16. If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.

Timer A (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts). Always make sure bits TAZIE, TA0TGL, and TA0TGH in the TAiMR register, the UDF register, the ONSF register, and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the TAi register is read at the same time the counter is reloaded, the read value is always FFFF16 when the timer counter underflows and 000016 when the timer counter overflows. If the TAi register is read after setting a value in it, but before the counter starts counting, the read value is the one that has been set in the register.



Timer A (One-shot Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).

Always make sure bits TA0TGL and TA0TGH in the TAiMR register, the ONSF register, and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

When setting TAiS bit to 0 (count stop), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- TAiOUT pin outputs "L".
- After one cycle of the CPU clock, the IR bit in TAilC register is set to 1 (interrupt request).

Output in one-shot timer mode synchronizes with a count source internally generated. When the external trigger has been selected, a maximun delay of one cycle of the count source occurs between the trigger input to TAIIN pin and output in one-shot timer mode.

The IR bit is set to 1 when timer operation mode is set with any of the following procedures:

- · Select one-shot timer mode after reset.
- Change an operation mode from timer mode to one-shot timer mode.
- Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to 0 after the changes listed above have been made.

When a trigger occurs while the timer is counting, the counter reloads the reload register value, and continues counting after a second trigger is generated and the counter is decremented once. To generate a trigger while counting, space more than one cycle of the timer count source from the first trigger and generate again.

When selecting the external trigger for the count start conditions in timer A one-shot timer mode, do generate an external trigger 300ns before the count value of timer A is set to 000016. The one-shot timer does not continue counting and may stop.



Timer A (Pulse Width Modulation Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using bits TA0TGL and TA0TGH in the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).

Always make sure bits TA0TGL and TA0TGH in the TAiMR register, the ONSF register and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

The IR bit is set to 1 when setting a timer operation mode with any of the following procedures:

- Select the PWM mode after reset.
- Change an operation mode from timer mode to PWM mode.
- Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to 0 by program after the above listed changes have been made.

When setting TAiS register to 0 (count stop) during PWM pulse output, the following action occurs:

- Stop counting.
- When TAiOUT pin is output "H", output level is set to "L" and the IR bit is set to 1.
- When TAiOUT pin is output "L", both output level and the IR bit remains unchanged.



Serial I/O Clock-Synchronous Serial I/O

Transmission/reception

With an external clock selected, and choosing the $\overline{\text{RTS}}$ function, the output level of the $\overline{\text{RTS}}$ ipin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the $\overline{\text{RTS}}$ ipin goes to "H" when reception starts. So if the $\overline{\text{RTS}}$ ipin is connected to the $\overline{\text{CTS}}$ ipin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the $\overline{\text{RTS}}$ function has no effect.

Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the ligh state; if the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in UiC1 register is set to 1 (transmission enabled)
- The TI bit in UiC1 register is set to 0 (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ pin is set to "L"

Reception

In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.

When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.

When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RE bit in the UiC1 register (i = 0 to 2) is set to 1 (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to 1 (overrun error occurred). In this case, because the content of the UiRB register is undefined, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.

To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.

When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is set to 0, and in low state if the CKPOL bit is set to 1 before the following conditions are met:

- The RE bit in the UiC1 register is set to 1 (reception enabled)
- The TE bit in the UiC1 register is set to 1 (transmission enabled)
- The TI bit in the UiC1 register= 0 (data present in the UiTB register)



UART Mode

Special Mode 1 (I²C bus Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the U2SMR4 register to 0 and wait for more than half cycle of the transfer clock before setting each condition generate bit (STAREQ, RSTAREQ and STPREQ) from 0 to 1.

SI/O3, SI/O4

The SOUTi default value which is set to the SOUTi pin by the SMi7 bit approximately 10ns may be output when changing the SMi3 bit from 0 (I/O port) to 1 (SOUTi output and CLKfunction) while the SMi2 bit in the SiC (i=3 and 4) to 0 (SOUTi output) and the SMi6 bit is set to 1 (internal clock). And then the SOUTi pin is held high-impedance.

If the level which is output from the SOUTi pin is a problem when changing the SMi3 bit from 0 to 1, set the default value of the SOUTi pin by the SMi7 bit.

Programmable I/O Ports

The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.



Flash Memory Version

Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of MCU, these addresses are allocated to the vector addresses ("H") of fixed vectors. The b3 to b0 in address 0FFFF16 are reserved bits. Set these bits to 11112.

Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, and Block Erase).

The software commands are aborted by hardware reset 1, brown-out detection reset (hardware reset 2), and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the affected block must be erased before reexecuting the aborted command.

Definition of Programming/Erasure Times

"Number of programs and erasure" refers to the number of erasure per block.

If the number of program and erasure is n (n=100) each block can be erased n times. For example, if a 8K byte block A is erased after writing 1 word data 4096 times, each to a different address, this is counted as one program and erasure. However, data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

Boot Mode

An undefined value is sometimes output in the I/O port until the internal power supply becomes stable when "H" is applied to the CNVss pin and "L" is applied to the RESET pin. When setting the CNVss pin to "H", the following procedure is required:

- (1) Apply an "L" signal to the RESET pin and the CNVss pin.
- (2) Bring Vcc to more than 2.7V, and wait at least 2 msec. (Internal power supply stable waiting time)
- (3) Apply an "H" signal to the CNVss pin.
- (4) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.

When the CNVss pin is "H" and RESET pin is "L", P67 pin is connected to the pull-up resister.



APPENDIX



IT800DLL Explanatory Note

June 2, 2005


IT800 Data Link Layer – Functionality and Advantages

1. Scope

This document describes the functionality of the Data Link Layer (DLL) implemented in the products based on Yitran's IT800 technology for narrowband networking using the power line wiring. The purpose of this document is to emphasize the advantages of the embedded algorithms and mechanisms of the DLL and to analyze the scenarios of using other implementations of a Data Link Layer.

2. Network Reference Module

The DLL is the 2nd layer of the 7 layers in the OSI network reference model illustrated in Figure 1(a). According to this model, data is transported upstream and downstream between subsequent layers, where the communication between layers of different communication nodes is basically carried out between the same layers [Figure 1(b)].



(a) OSI 7 Layers Model

(b) Data Transport and Layer Communication

Figure 1: Network Reference Model

The Physical Layer (PHY) defines the electrical specifications for activating, the physical link between the communicating network system nodes. The DLL algorithms are designed to establish and manage a unique access channel between any two nodes as optimally and fairly as possible while minimizing the probability of collisions.

The IT800 DLL was developed by Yitran especially for the IT800 PHY and using the DLL optimize the utilization of the PHY and thus optimizes the overall performance.

The IT800 DLL implementation manages the time critical sessions of the interface with the PHY and uses the knowledge of the PHY implementation for optimal interrupt decoding and efficient interface interactions. The DLL takes advantage of various PHY features such as multiple transportation modes and the ability to create special packets and signals, enabling optimal utilization of the media channel while providing the most reliable data transfer.

Copyright © 2005, YITRAN Communications Ltd.



IT800DLL Explanatory Note

June 2, 2005

3. IT800DLL Main functions

The DLL main functions and mechanisms are described in the following table:

Function	Description
Carrier sense	Provides the carrier detection (CD) signal for triggering the media access algorithms as a function of the PHY correlator output, which indicates the probability of a signal on the line.
Channel access prioritization	Determines the sequence and time of packet transmissions for a PLC node, where the highest priority packet nodes participate in the DLL contention for the media access.
Adaptive back-off	Spreads the time over which a PLC node contends for the channel using a uniform distribution of the transmissions number over a given period of time (Yitran patent pending). This mechanism provides high efficiency of the network functionality, optimal utiliziation of the channel and sustains a viable network even in cases where many nodes contend for the channel simultaneously.
Acknowledgement	Serves for informing the transmitting node about the success or failure of a packet delivery to a target node by means of a traffic-free acknowledgement window.
Repetitive un- acknowledgement	This mechanism is used for transmitting packets a pre-determined number of times without requiring a reception acknowledgement from the target node.
Multiple hop broadcast	Retransmits single-network broadcast packets and CNC (Control Network Channel) messages to all the nodes participating in the same logical network.
Fragmentation and reassembly	Transfers packets longer than the maximal packet size allowed by the PHY by means of fragmentation in the transmitting node and reassembly in the receiving node
Packet filtering	Filters received packets according to their type for transferring only pre-defined types of messages to the upper layers and rejecting impostor node or other types of messages that are not required.

As can be seen from the table above, the IT800 DLL implements enhanced functionality, provides best performance in terms of channel access and throughput (based on Carrier Sense signaling, Adaptive Back-off algorithm and packet prioritization), reliable data transfer (using acknowledgement and repetition mechanisms, multi-hop transmissions and packet filtering) and allows easy integration of IT800 based solution with different protocol stacks. Another important advantage of using IT800DLL is assuring the co-existence between different IT800 based products operating in the same environment.

Copyright © 2005, YITRAN Communications Ltd.



IT800DLL Explanatory Note

June 2, 2005

4. Other DLL implementations

In case of using other implementations of the DLL or considering such implementations, please be advised to consider the following issues:

- 1. **Co-existence:** Implementing a different channel access scheme, prioritization levels, packet formats and so forth, will not allow your product to co-exist with other IT800 based products that may share the same medium. Using the IT800 will enable such co-existence regardless of the product, the vendor, the application and the protocol used in top of the DLL.
- 2. Required Knowledge, Time to Market and Cost: Interfacing the DLL is much easier than interfacing the PHY. Physical layer interface includes handling of a several interrupts, critical timing sections and so forth. To be able to do so you require very good understanding of the both the power line medium and the PHY internal mechanisms and will significantly increase the development resources and schedule and as a result the time to market and product cost. In addition note that not all the PHY internal mechanism can be disclosed as some are in the status of patent-pending.
- 3. Overall performance: IT800DLL has been tested and integrated into different Control and Automation products over many years. The implementation has showed the best performance for Narrowband Power Line communication modem, when all the algorithms implemented in it were verified using the networking simulations and in real systems.

5. Summary

As a conclusion, we highly recommend to using IT800 DLL implementation in all type of products using the IT800 PHY, rather than using the latter by itself.

In case you still wish to self implement the DLL layer, please be sure to consult RENESAS support engineers.

Copyright © 2005, YITRAN Communications Ltd.



REVISION HISTORY

M16C/6S Group

Rev.	Date		Description
		Page	Summary
1.00	Jun 25, 2003	-	First edition issued
2.00	Aug 18, 2003	P1	L7 is changed.
	J /	P2	T1.1.1 is changed.
		P3	F1.1.1 is changed.
		P4	T1.1.2 is changed.
		P5	F1.1.2 is changed.
		P7	T1.1.3 is changed.
		P8	T1.1.4 is changed.
		P9	L5 and F1.2.1 are changed.
		P12	Table of register is changed.
		P14	Table of register is changed.
		P15	Table of register is changed.
		P20	F1.5.2 is changed.
		P24	F1.6.1 is changed.
		P25	F1.6.2 is changed.
		P26	F1.6.3 is changed.
		P27	L2 and F1.7.1 are changed.
		P29	F1.7.2 is changed.
		P30	F1.7.3 is changed.
		P33	L4 to L5 and F1.7.6 are changed.
		P36	L5 is changed.
		P37	T1.7.2 is changed.
		P42	F1.7.8 is changed.
		P43	T1.7.6 is changed.
		P45	T1.7.7 is changed.
		P52	T1.9.2 is changed.
		P54	T1.9.3 is changed.
		P62	L2 is changed.
		P83	F1.12.5 is changed.
		P84	F1.12.6 is changed.
		P85	L3 and T1.12.2 are changed.
		P88	F1.12.8 is changed.
1		P90	F1.12.9 is changed.
1		P92	F1.12.10 is changed.
		P94	L13 is changed.
		P95	F1.13.1 is changed.
		P100 P107	F1.13.6 is changed.
			F1.14.2 and F1.14.3 are changed.
		P119	T1.16.2 is changed.

Rev.	Date		Description
		Page	Summary
2.00	Aug 18, 2003	P121	PT1.16.4 is changed.
		P127	T1.16.6 is changed.
		P128	F1.16.5 is changed.
		_	Special Mode 3 is deleted.
		P139	L10 to L11 and L17 to L19 and L21 and L30 to L32 and L38 to L40 are changed.
		P140	F1.18.1 is changed.
		P141	F1.18.2 is changed.
		P143	F1.18.4 is changed.
		P147	F1.18.8 is changed.
		P149	T1.18.1 is changed.
		P151	T1.19.1 is changed.
		P152	T1.19.2 is changed.
		P153	T1.19.4 is changed.
		P154	T1.19.5 is changed.
		P155	T1.19.6 is changed.
		P157	L2 and T1.19.8 are changed.
		P158	L2 is changed.
		P159	L2 is changed.
		P162	L3 to L4 are deleted. T1.20.2 is changed.
		P163	1.Memory Map is changed. F1.20.1 is changed.
		P164	Boot Mode is changed.
		P166	L5 and T1.21.1 are changed.
			P168 is changed.
		P169	F1.21.2 is changed.
		P170	F1.21.3 is changed.
		P171	F1.21.4 is changed.
		P174	T1.21.2 is changed. Read Array Command is changed.
		P175	Program Command is changed.
		P176	Block Erase is changed.
		P177	Sequencer Status and T1.21.3 are changed.
		P178	T1.21.4 is changed.
		P179	F1.21.7 is changed.
1		P181	T1.22.1 is changed.
		P182	F1.22.1 is changed.
1		P183	F1.22.2 is changed.
		P184	Parallel I/O Mode and User ROM and Boot ROM Areas are deleted.
1			

Rev.	Date		Description
		Page	Summary
2.01	Oct 27, 2003	P3 P7 P22 P23	L1 to L2 are changed. F1.1.1 is changed. T1.1.3 is changed. L3 to L4 are changed. (3) Setting PLC Mode is changed. T1.6.4 and F1.6.1 and F1.6.2 are changed.
		P141	F1.18.4 is changed.
		P143 P144	F1.18.6 is changed. F1.18.7 is changed.
		P178	Standard Serial I/O Mode is changed.
3.00	Jul 22, 2004	P1 P2	Table of Contents is changed. T1.1.1 is changed.
		P4	T1.1.2 is changed.
		P5	F1.1.2 is changed.
		P6	F1.1.3 is changed.
		P7	T1.1.3 is changed.
		P9	F1.2.1 is changed.
		P22 P23	Text is changed. T1.6.1 is deleted. Text is changed. T1.6.4 and F1.6.2 are deleted. Table name of T1.6.3 is added.
		P23 P26	T1.7.1 is changed.
		P27	F1.7.1 is changed.
		P32	Text is changed. F1.7.6 is changed.
		P33	Text is changed.
		P36	Text is changed.
		P37	T1.7.4 is changed.
		P38	Text is changed.
		P44	T1.7.7, F1.7.9 and text are deleted.
		P45	Text is changed.
		P46	F1.9.1 is changed.
		P48	Text is changed (NMI Interrupt is deleted.)
		P49 P55	T1.9.1 is changed.
		P58	T1.9.5 is changed. F.1.9.8 is changed.
		P59	F.1.9.9 is changed.
		Between P60 to P61	Text is deleted (NMI Interrupt is deleted.)
		P63	Text is deleted (NMI Interrupt is deleted.)
		P79	F.1.12.4 is changed.
		P137	Text is changed.
		P140	F.1.18.3 is changed.
		P147	T.1.18.1 is changed.
		P148	F.1.18.10 is changed.
		P149	T.1.19.1 is changed.
		P150	T.1.19.2 is changed. Deletion of a voltage display of a header.
		P151	Deletion of a voltage display of a header.
		P152	Deletion of a voltage display of a header.

Rev.	Date		Description
		Page	Summary
3.00	Jul 22, 2004	P153	T.1.19.6 is changed. Deletion of a voltage display of a header.
		P154	T.1.19.7 is changed. Deletion of a voltage display of a header.
		155	Deletion of a voltage display of a header.
		P156	Deletion of a voltage display of a header.
		P157	T.1.19.15 is changed.
		P163	T.1.20.3 is changed.
		P167	T.1.21.2 is changed.
		P168	T.1.21.3 is changed.
		P169	T.1.21.4 is changed.
		P170	Text is changed.
		P180	IT800AFE (Analog Front End) is added.
		P181	F.1.23.2 is changed.
		P183	Text is changed. T.1.23.2 is changed.
		P184	F.1.23.4 is changed.
3.01	Feb 17, 2005	-	Words standardized (On-chip Oscillator).
	,	P7	T.1.1.3 addition and changed.
		P34	L11-L12 addition and changed.
		P38	L2-L5 addition and deleted.
		P42	T.1.7.6 part of deleted.
		P157	L19 is deleted.
4.00	Aug 05, 2005	P1	Text is changed.
		P5	F.1.1.2 is changed. T.1.1.3 and F.1.1.3 are added.
		P7	T.1.1.4 is changed.
		P56	F.1.9.6 is changed.
		P57	F.1.9.7 is changed.
		P61	Text is changed. F.1.9.11 is changed.
		P66	Text is changed. F.1.10.1 is changed.
		P77	F.1.12.1 is changed.
		P78	F.1.12.2 is changed.
		P84	T.1.12.3 is changed.
		P85	F.1.12.8 is changed.
		P86	P86 is added.
		P88	T.1.12.5 is changed.
		P93	F.1.13.1 is changed.
		P94	F.1.13.2 is changed.
		P97	F.1.13.5 is changed.
		P105	L1-L13 are added.
		P106	L5-L8 are added.
		P108	L1-L11 are added.

Rev.	Date		Description
		Page	Summary
4.00	Aug 05, 2005	P110	T.1.15.2 is changed.
		P114	L1-L11 are added.
		P116	L1-L10 are added.
		P118	F.1.16.1 is changed.
		P119	T.1.16.2 is changed.
		P121	T.1.16.4 is changed.
		P123	L8-L16 are added.
		P130	Text is changed.
		P137	L2, L5-L6 and L12 are changed.
		P147	Note is added.
		P151	T.1.19.3 is changed.
		P160	T.1.20.1 is changed.
		P165	L12-L13 are added.
		P176	T.1.21.4 is changed.
		P188 to	Appendix is added.
		P190	
5.00	Apr 24, 2009	1	Overview "AMR (Automatic Meter Reading)" \rightarrow "smart metering"
		2	Table 1.1.1 Operating Ambient Temperature "-40 to 105°C" is added.
		3	Table 1.1.2 "Error Correction" \rightarrow "Error Correction/Detection"
			About Firmware "(Product name: D2DL)" is added.
		5	Table 1.1.3 is revised.
			Table 1.1.4 is added.
			Figure 1.1.2 is revised.
		6	Table 1.1.5 and 1.1.6 are added.
			Figure 1.1.3 is revised.
		8	Table 1.1.7 P85 is revised.
		13	Address 000416 After reset "000000002" → "XXXX0X002"
			Address 000516 After reset "000010002" → "00XX10102"
		24	Table 1.6.3 title is added.
		25	Figure 1.6.2 After reset "00000002" → "XXXX0X002"
			"000000112 (CNVss pin ="H")" is deleted.
			Figure 1.6.3 After reset "0X0010002" → "00XX10X02"
		28	Figure 1.7.1 is revised.
		33	(1) Main Clock "Xin" → "XıN"
		41	"Figure 1.7.8transition." is deleted.
		42	Figure 1.7.8 Note 1 to Note 4 are revised.
		61	Figure 1.9.10 Note 1 "INT5IC" → "INT3IC"
		66	Watchdog Timer "If a sub-clock isno matter how the WDC7 bit is set." is deleted.
		78	Figure 1.12.1 is revised.

Rev.	Date		Description
		Page	Summary
5.00	Apr 24, 2009	92	"UARTi (i=0 to 2)" is revised.
		117	Table 1.16.1 "Error detection" is revised.
		147	Table 1.18.1 title "(Excluding Analog Pins)" is added.
		148	Figure 1.18.10 title "(Excluding Analog Pins)" is added.
		149	Table 1.19.1 Topr is revised, Note 1 is revised.
		150	Table 1.19.2 "VCC1" \rightarrow "VCC", Note 1 is revised.
		152	Table 1.19.5 Note is deleted.
		153	Table 1.19.6 Note is revised.
		154	Table 1.19.7 Standard "95" is added. Note is revised.
		155 to 157	Timing Requirements "-20 to 85° C" \rightarrow "-20 to 85° C/-40 to 85° C/-40 to 105° C"
		160	parallel writer \rightarrow parallel programmer
			Table 1.20.1 "Block 0 to 5" \rightarrow "Block 0 to 4"
			"See Figure 20.2.1 to 20.2.3" \rightarrow "See Figure 1.20.1"
		161	"The boot ROM area is located in parallel input/output mode." \rightarrow "The boot
			ROM area is reserved. The rewrite control program the area cannot be rewritten."
		164	"In CPU mode, only the user ROM area the boot ROM area cannot be rewritten." is deleted.
		178	Standard Serial I/O Mode "The main clock f1 is 5.12 MHz in this mode." is added.
		180	serial writer \rightarrow serial programmer
		183	(1)Transmitting path is revised.
		184	Table 1.23.1 title "-20 to 85° C" \rightarrow "-20 to 85° C/-40 to 85° C/-40 to 105° C"
		186	Table 1.23.2 title "-25°C" \rightarrow "25°C"
		187	Figure 1.23.4 is revised.
		188 to 197	"Usage Notes" is added.
		200	4. Other DLL implementations "the last three years" \rightarrow "many years"
5.01	Dec 10, 2009	2	Table 1.1.1 Memory Capacity; ROM is revised
		5	Table 1.1.4 "M306S0F8DGP" is added,
			Figure 1.1.2 ROM capacity "8: 64K bytes" is added
		10	Figure 1.2.1 Internal ROM "64K bytes" is added, Note 1 is revised
		26	Figure 1.6.4 Internal ROM "64K bytes" is added
		161	Figure 1.20.1 is added
		162	Figure 1.20.2 title "(ROM Capacity 96K bytes)" is added.
5.02	Dec 25, 2012	2	Table 1.1.1. Performance outline of M16C/6S group is revised, Note 2 is revised
		5	Table 1.1.3. Product List (1) M16C/6S is revised
		6	Table 1.1.5. Product Code (1) M16C/6S is revised
		15	Note 2 is deleted
		37	Table 1.7.2. Note is deleted
		151	Table 1.19.3. Flash Memory Version Electrical Characteristics is revised
			Note 3 is revised, Note 6 is deleted
		160	Table 1.20.1 Flash Memory Version Specifications is revised, Note 1 is revised

Rev.	Date		Description
		Page	Summary
5.02	Dec 25, 2012	180, 181	ID Code Check Function, Forced Erase Function, Standard Serial I/O Mode
			Disable Function are added

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

Standard: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by vou.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-8000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarkst, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Milloadr Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrase 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-11628-651-804 Renesas Electronics Furope GmbH Arcadiastrase 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-211-6503-1327 Renesas Electronics (Shangha) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-2455-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shangha) Co., Ltd. Unit 204, 205, AZIA Center, No.1233 Lujiazu Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-2757-1818, Fax: +86-2-1687-7858 Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2868-9318, Fax: +852-2886-9022/9044 Renesas Electronics Taiwan Co., Ltd. 107, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +862-24175-9600, Fax: +882 2-9175-9670 Renesas Electronics Taiwan Co., Ltd. 80 Bendemeer Road, Unit f06-102 Lyflux Innovation Centre Singapore 339949 Tel: +65-213-0200, Fax: +65-213-0300 Renesas Electronics Kaiayaia Sdn.Bhd. Uni b00, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-37-95-9390, Fax: +60-37-95-9510