# **Power MOSFET**

40 V, 12 A, 10 m $\Omega$ 

### **Features**

- Low R<sub>DS(on)</sub>
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage		$V_{DSS}$	40	V		
Gate-to-Source Volta	age		$V_{GS}$	±20	V	
Continuous Drain Current R <sub>0.1A</sub>		T <sub>A</sub> = 25°C	I <sub>D</sub>	9.2	Α	
(Note 1)	Steady	T <sub>A</sub> = 70°C		7.4		
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	1.5	W	
R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 70°C		1.0		
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	12	Α	
Current R <sub>θJA</sub> (Note 1)	t ≤10 s	T <sub>A</sub> = 70°C		9.6		
Power Dissipation		T <sub>A</sub> = 25°C	$P_{D}$	2.6	W	
R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 70°C		1.6		
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	48	Α	
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C		
Source Current (Body Diode)		I <sub>S</sub>	20	Α		
Single Pulse Drain-to-Source Avalanche Energy (V <sub>DD</sub> = 40 V, V <sub>GS</sub> = 10 V,		EAS	69	mJ		
L = 0.1 mH)		IAS	37	Α		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient Steady State (Note 1)	$R_{\theta JA}$	82	
Junction-to-Ambient - t ≤10 s (Note 1)	$R_{\theta JA}$	49	°C/W
Junction-to-Foot (Drain) (Note 1)	$R_{\theta JF}$	21	C/VV
Junction-to-Ambient Steady State (Note 2)	$R_{\theta JA}$	121	


- Surface-mounted on FR4 board using 1 sq-in pad (Cu area = 1.127 in sq [2 oz] including traces).
- 2. Surface-mounted on FR4 board using 0.155 in sq (100mm<sup>2</sup>) pad size.



# ON Semiconductor®

http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
40 V	10 mΩ @ 10 V	12 A	
40 V	14 mΩ @ 4.5 V	12 A	




**N-CHANNEL MOSFET** 

## MARKING DIAGRAM/ PIN ASSIGNMENT



SO-8 CASE 751 STYLE 12



A = Assembly Location

Y = Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMS5835NLR2G	SO-8 (Pb-Free)	2500/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D =$	250 μΑ	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				16		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	T <sub>J</sub> = 25 °C			1	
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			100	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.0	1.85	3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				7.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub>	= 10 A		8.2	10	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>C</sub>	) = 10 A		10.3	14	
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 10 A		10		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C <sub>ISS</sub>				2115		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH;	z, V <sub>DS</sub> = 20 V		315		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				220		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 10 A			40	50	
					20	23	1
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 10 A			2.0		nC
Gate-to-Source Charge	$Q_{GS}$				7.0		
Gate-to-Drain Charge	$Q_{GD}$				9.5		1
Plateau Voltage	$V_{GP}$				3.3		V
Gate Resistance	$R_{G}$				1.2		Ω
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t <sub>d(ON)</sub>				15		
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS}$	s = 20 V,		45		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 10 \text{ A}, R_G = 10 \text{ A}$	2.5 Ω		22		
Fall Time	t <sub>f</sub>				9.0		1
DRAIN-SOURCE DIODE CHARACTERISTIC	s				<u>-</u>	-	<u>-</u>
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V.	T <sub>J</sub> = 25°C		0.9	1.2	V
		$V_{GS} = 0 V,$ $I_{S} = 10 A$	T <sub>J</sub> = 125°C		0.785		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 10 \text{ A}$			26		
Charge Time	ta				13		ns
Discharge Time	t <sub>b</sub>				13		1
Reverse Recovery Charge	Q <sub>RR</sub>				17		nC

<sup>3.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL PERFORMANCE CURVES**



### TYPICAL PERFORMANCE CURVES



# **TYPICAL PERFORMANCE CURVES**






Figure 13. Thermal Response

#### PACKAGE DIMENSIONS

### SOIC-8 NB CASE 751-07 **ISSUE AK**



#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE
  MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	INCHES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	1.27 BSC		0 BSC		
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 12: PIN 1. SOURCE

- SOURCE
- 3
- 4. GATE
- DRAIN 6.
- DRAIN DRAIN

details, please download the ON Semiconductor Soldering and

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative