



PI74AVC16834

**18-Bit Universal Bus Driver
with 3-State Outputs**

Product Features

- Very high-speed, low-noise universal bus driver with embedded resistor outputs
- Meets PC133 SDRAM Registered DIMM specification
- Implements output impedance control for low-noise and heavy-load applications
- Fast Propagation Delay:
2.5ns max. for 50pF test load
- V_{CC} = 3.3V or 2.5V or 1.8V
- Packaging (Pb-free & Green available):
 - 56-pin 240 mil wide plastic TSSOP (A)
 - 56-pin 173 mil wide plastic TVSOP (K)

Product Pin Configuration

NC	1	56	GND
NC	2	55	NC
Y1	3	54	A1
GND	4	53	GND
Y2	5	52	A2
Y3	6	51	A3
VCC	7	50	VCC
Y4	8	49	A4
Y5	9	48	A5
Y6	10	47	A6
GND	11	46	GND
Y7	12	45	A7
Y8	13	44	A8
Y9	14	43	A9
Y10	15	42	A10
Y11	16	41	A11
Y12	17	40	A12
GND	18	39	GND
Y13	19	38	A13
Y14	20	37	A14
Y15	21	36	A15
VCC	22	35	VCC
Y16	23	34	A16
Y17	24	33	A17
GND	25	32	GND
Y18	26	31	A18
OE	27	30	CLK
LE	28	29	GND

Product Description


The 18-bit PI74AVC16834 universal bus driver is designed for 1.8V to 3.6V V_{CC} operation.

Dataflow from A to Y is controlled by Output Enable (\overline{OE}). The device operates in the transparent mode when \overline{LE} is LOW. The A data is latched if CLK is held at a high or low logic level. If \overline{LE} is HIGH, the A-bus is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is HIGH, the outputs are in the high-impedance state.

The PI74AVC16834 bus driver is designed to drive an array of 133 MHz synchronous memory chips, with minimal undershoot/overshoot noise, and to meet the input signal rise/fall time requirement of memory chips.

The output drivers of this part have an embedded series-resistor. For DIMM module design, no external series termination resistors near the buffer drivers or any other termination resistors are required. This feature simplifies DIMM module layout design, and results in cost savings.

Logic Block Diagram



Truth Table⁽¹⁾

Inputs				Outputs Y
\overline{OE}	\overline{LE}	CLK	A	
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	\uparrow	L	L
L	H	\uparrow	H	H
L	H	H	X	$Y_0^{(2)}$
L	H	L	X	$Y_0^{(3)}$

Notes:

1. H = High Signal Level
L = Low Signal Level
Z = High Impedance
 \uparrow = Transition LOW-to-HIGH
X = Irrelevant
2. Output level before the indicated steady-state input conditions were established, provided that CLK is HIGH before \overline{LE} goes HIGH.
3. Output level before the indicated steady-state input conditions were established.

Product Pin Description

Pin Name	Description
\overline{OE}	Output Enable Input (Active LOW)
\overline{LE}	Latch Enable (Active LOW)
CLK	Clock Input
A	Data Input
Y	Data Output
GND	Ground
V _{CC}	Power

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Notes:

Stresses greater than those listed under **MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1. Input and output negative voltage ratings may be exceeded if the input and output current ratings are observed.
 2. Output positive voltage rating may be exceeded up to 4.6V maximum if the output current rating is observed.
 3. Package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions⁽¹⁾

Parameters	Description	Test Conditions	Min.	Max.	Units
V _{CC}	Supply Voltage	Operating	1.65	3.6	V
		Data Retention Only	1.2		
V _{IH}	High-level Input Voltage	V _{CC} = 1.2V	V _{CC}		
		V _{CC} = 1.65V to 1.95V	0.65 x V _{CC}		
		V _{CC} = 2.3V to 2.7V	1.7		
		V _{CC} = 3V to 3.6V	2		
V _{IL}	Low-level Input Voltage	V _{CC} = 1.2V		GND	V
		V _{CC} = 1.65V to 1.95V		0.35 x V _{CC}	
		V _{CC} = 2.3V to 2.7V		0.7	
		V _{CC} = 3V to 3.6V		0.8	
V _{IN}	Input Voltage		0	3.6	
V _{OUT}	Output Voltage	Active State	0	V _{CC}	
		3-State	0	3.6	
I _{OHS}	High-level Output Current ⁽²⁾	V _{CC} = 1.65V to 1.95V		-4	mA
		V _{CC} = 2.3V to 2.7V		-8	
		V _{CC} = 3V to 3.6V		-12	
I _{OLOS}	Low-level Output Current ⁽²⁾	V _{CC} = 1.65V to 1.95V		4	
		V _{CC} = 2.3V to 2.7V		8	
		V _{CC} = 3V to 3.6V		12	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.65V to 3.6V		5	ns/V
T _A	Operating Free-Air Temperature		-40	85	°C

Notes:

- Unused control inputs must be held HIGH or LOW to prevent them from floating.
- Dynamic drive is greater than standard output drive of I_{OH} = -24mA and I_{OL} = 24mA

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 3.3V ± 10%)

Parameters		Test Conditions		VCC ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units			
VOH	I _{OHS} = -100µA	V _{IH} or V _{IL}		1.65 to 3.6	V _{CC} -0.2			V			
	I _{OHS} = -4mA	V _{IH} = 1.07V		1.65	1.2						
	I _{OHS} = -8mA	V _{IH} = 1.7V		2.3	1.75						
	I _{OHS} = -12mA	V _{IH} = 2V		3.0	2.3						
VOL	I _{OLS} = 100µA	V _{IL} or V _{IH}		1.65 to 3.6			0.2	µA			
	I _{OLS} = 4mA	V _{IL} = 0.57V		1.65			0.45				
	I _{OLS} = 8mA	V _{IL} = 0.7V		2.3			0.55				
	I _{OLS} = 12mA	V _{IL} = 0.8V		3.0			0.7				
I _I	Control Inputs	V _I = V _{CC} or GND		3.6			2.5	pF			
I _{OFF}		V _I = 0 or 3.6V		0			±10				
I _{OZ} ⁽³⁾		V _O = V _{CC} or GND	OE = V _{CC}	3.6			±10				
I _{CC}		V _I = V _{CC} or GND	I _O = 0	3.6			40				
CI	Control Inputs	V _I = V _{CC} or GND			2.5		4.5	pF			
	Data Input				3.3		4.5				
					2.5		4.0				
					3.3		4.0				
CO	Outputs	V _O = V _{CC} or GND			2.5		6.5				
					3.3		6.5				

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are measured at +25°C.
- For I/O ports, the I_{OZ} includes the input leakage current.

Timing Requirements over Operating Range

Parameters	Description	V _{CC} = 1.8 V ± 0.15V		V _{CC} = 2.5V ± 0.2V		V _{CC} = 3.3V ± 0.3V		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{CLOCK}	Clock Frequency		150		150		150	MHz
t _W Pulse Duration	LE Low	2.0		1.2		1.0		ns
	CLK High or Low	2.0		1.2		1.0		
t _{SU} Setup time	Data before CLK↑	1.4		1.2		1.0		
	Data before LE↑, CLK High or Low	1.4		1.2		1.0		
t _H Hold time	Data after CLK↑	1.0		0.8		0.6		
	Data after LE↑, CLK High or Low	1.0		0.8		0.6		

Switching Characteristics Over Recommended Operating Free-Air Temperature Range
Unless otherwise noted, see Figures 1 through 3.

Parameter	From (Input)	To (Output)	V _{CC} = 1.8V ±0.15V		V _{CC} = 2.5V ±0.2V		V _{CC} = 3.3V ⁽¹⁾ ±0.3V		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1.0	4.5	0.8	3.0	0.7	2.4	ns
	LE		1.0	5.0	0.8	3.3	0.7	2.5	
	CLK		1.0	4.5	0.8	3.0	0.7	2.5	
t _{en}	OE		1.5	5.5	1.0	4.5	1.0	4.0	
t _{DIS}	OE		1.5	5.0	1.0	4.5	1.0	4.0	


Notes:

- Load at 50pF and 500Ω.

Operating Characteristics, T_A = 25°C


Parameters		Test Conditions	V _{CC} = 1.8V	V _{CC} = 2.5V	V _{CC} = 3.3V	Units
			Typ.	Typ.	Typ.	
C _{pd} Power dissipation capacitance	Outputs Enabled	C _L = 0, f = 10 MHz	45	48	52	pF
	Outputs Disabled		23	25	28	

Parameter Measurement Information ($V_{CC} = 1.8V \pm 0.15V$)




TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open $2 \times V_{CC}$ GND


Load Circuit




Voltage Waveforms
Setup and Hold Times



Voltage Waveforms
Propagation Delay Times



Voltage Waveforms
Pulse Duration




Voltage Waveforms
Enable and Disable Times





Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\Omega$, $t_r \leq 2ns$, $t_f \leq 2ns$.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .

Figure 1. Load Circuit and Voltage Waveforms


Parameter Measurement Information ($V_{CC} = 2.5V \pm 0.2V$)

Load Circuit

TEST	S_1
t_{pd} $t_{PLZ}t_{PZL}$ $t_{PHZ}t_{PZH}$	Open $2 \times V_{CC}$ GND






Voltage Waveforms
Setup and Hold Times

Voltage Waveforms
Pulse Duration

Voltage Waveforms
Propagation Delay Times

Voltage Waveforms
Enable and Disable Times
Notes:

- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_o = 50\Omega$, $t_r \leq 2ns$, $t_f \leq 2ns$.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .

Figure 2. Load Circuit and Voltage Waveforms

Parameter Measurement Information ($V_{CC} = 3.3V \pm 0.3V$)

Load Circuit


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND


**Voltage Waveforms
Setup and Hold Times**

**Voltage Waveforms
Pulse Duration**

**Voltage Waveforms
Propagation Delay Times**

**Voltage Waveforms
Enable and Disable Times**
Notes:


- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_r \leq 2ns$, $t_f \leq 2ns$.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .

Figure 3. Load Circuit and Voltage Waveforms

Packaging Mechanical: 56-pin TSSOP (A)



Packaging Mechanical: 56-pin TVSOP (K)





Ordering Information

Ordering Number	Package Code	Package Description
PI74AVC16834A	A	56-pin, 240-mil wide Plastic TSSOP
PI74AVC16834AE	A	Pb-free & Green, 56-pin, 240-mil wide Plastic TSSOP
PI74AVC16834K	K	56-pin, 173-mil wide Plastic TVSOP
PI74AVC16834KE	K	Pb-free & Green, 56-pin, 173-mil wide Plastic TVSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel