



### **General Description**

The MAX15014-MAX15017 combine a step-down DC-DC converter and a 50mA, low-quiescent-current lowdropout (LDO) regulator. The LDO regulator is ideal for powering always-on circuitry in automotive applications. The DC-DC converter input voltage range is 4.5V to 40V for the MAX15015/MAX15016, and 7.5V to 40V for the MAX15014/MAX15017.

The DC-DC converter output is adjustable from 1.26V to 32V and can deliver up to 1A of load current. These devices utilize a feed-forward voltage-mode control scheme for good noise immunity in the high-voltage switching environment and offer external compensation allowing for maximum flexibility with a wide selection of inductor values and capacitor types. The switching frequency is internally fixed at 135kHz and 500kHz, depending on the version chosen. Moreover, the switching frequency can be synchronized to an external clock signal through the SYNC input. Light load efficiency is improved by automatically switching to a pulse-skip mode. The soft-start time is adjustable with an external capacitor. The DC-DC converter can be disabled independent of the LDO, thus reducing the quiescent current to 47µA (typ).

The LDO linear regulators operate from 5V to 40V and deliver a guaranteed 50mA load current. The devices feature a preset output voltage of 5V (MAX1501\_A) or 3.3V (MAX1501\_B). Alternatively, the output voltage can be adjusted from 1.5V to 11V by using an external resistive divider. The LDO section also features a RESET output with adjustable timeout period.

Protection features include cycle-by-cycle current limit, hiccup-mode output short-circuit protection, and thermal shutdown. All devices are available in a space-saving, high-power (2.86W), 36-pin TQFN package and are rated for operation over the -40°C to +125°C automotive temperature range.

### **Applications**

Car Radios Automotive Body Control Modules Automotive Instrument Cluster **Navigation Systems** 

#### **Features**

- Combined DC-DC Converters and Low-Quiescent-**Current LDO Regulators**
- ♦ 1A DC-DC Converters Operate from 4.5V to 40V (MAX15015/MAX15016) or 7.5V to 40V (MAX15014/MAX15017)
- ♦ Switching Frequency of 135kHz (MAX15014/MAX15016) or 500kHz (MAX15015/MAX15017)
- ♦ 50mA LDO Regulator Operates from 5V to 40V Independent of the DC-DC Converter
- ♦ 47µA Quiescent Current with DC-DC Converter Off and LDO On
- ♦ 6µA System Shutdown Current
- **♦** Frequency Synchronization Input
- ♦ Shutdown/Enable Inputs
- **♦ Adjustable Soft-Start Time**
- ♦ Active-Low Open-Drain RESET Output with **Programmable Timeout Delay**
- ♦ Thermal Shutdown and Output Short-Circuit **Protection**
- ♦ Space-Saving (6mm x 6mm) Thermally Enhanced 36-Pin TQFN Package

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX15014AATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
MAX15014BATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
<b>MAX15015</b> AATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
MAX15015BATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
MAX15016AATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
MAX15016BATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
<b>MAX15017</b> AATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3
MAX15017BATX+	-40°C to +125°C	36 TQFN-EP*	T3666-3

<sup>+</sup>Denotes a lead-free package.

<sup>\*</sup>EP = Exposed pad.

#### **ABSOLUTE MAXIMUM RATINGS**

IN_SW, IN_LDO, DRAIN, EN_SYS,	EN_SW
to SGND	0.3V to +45V
IN_LDO to IN_SW	0.3V to +0.3V
LX to SGND	0.3V to (V <sub>IN SW</sub> + 0.3V)
LX to PGND	0.3V to $(V_{IN} sw + 0.3V)$
BST to SGND	
BST to LX	0.3V to +12V
PGND to SGND	0.3V to +0.3V
REG, DVREG, SYNC, RESET, CT to	
FB, COMP_SW, SS to SGND	0.3V to (V <sub>REG</sub> + 0.3V)
SET_LDO, LDO_OUT to SGND	
C+ to PGND	
(MAX15015/MAX15016 only)	(V <sub>DVREG</sub> - 0.3V) to 12V
C- to PGND	
(MAX15015/MAX15016 only)	0.3V to (V <sub>DVREG</sub> + 0.3V)
•	

LDO_OUT Output Current Switch DC Current (DRAIN and LX pins combi	ned)
$T_J = +125^{\circ}C$	
RESET Sink Current	
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
36-Pin TQFN (derate 26.3mW/°C above +70	°C)
Single-Layer Board	2105mW
36-Pin TQFN (derate 35.7mW/°C above +70	°C)
Multilayer Board	2857mW
Operating Temperature Range	40°C to +125°C
Maximum Junction Temperature	
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu F, C_{IN\_SW} = 0.1\mu F, C_{IN\_LDO} = 0.1\mu F, C_{LDO\_OUT} = 10\mu F, C_{DRAIN} = 0.22\mu F, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$ 

PARAMETER	SYMBOL	С	ONDITIONS	MIN	TYP	MAX	UNITS	
System Supply Current (Not	Isys	No local	V <sub>FB</sub> = 1.3V, MAX15014/MAX15017		0.7	1.8	mA	
Switching)	ISYS	No load	V <sub>FB</sub> = 1.3V, MAX15015/MAX15016		0.85	1.8	IIIA	
Quitabing Quatam Quanty Quarant	love	No lood	V <sub>FB</sub> = 0V, MAX15014/MAX15017		5.6		Δ	
Switching System Supply Current	Isw No	No load	V <sub>FB</sub> = 0V, MAX15015/MAX15016		8.6		mA	
LDO Quiescent Current	I <sub>LDO</sub>	VEN_SYS = 14V, VEN_SW = 0V	I <sub>LDO_OUT</sub> = 100µA		47	63		
LDO Quiescent Current			I <sub>LDO_OUT</sub> = 50mA		130	200	μΑ	
System Shutdown Current	ISHDN	V <sub>EN_SYS</sub> = 0V, V	EN_SW = 0V		6	10	μΑ	
Custom Enoble Voltage	V <sub>EN_SYSH</sub>	EN_SYS = high, system on		2.4			V	
System Enable Voltage	V <sub>EN_SYSL</sub>	EN_SYS = low, system off				0.8	V	
System Enable Hysteresis					220		mV	
Custom Enoble Input Current	lev ovo	$V_{EN\_SYS} = 2.4V$			0.5	2		
System Enable Input Current	I <sub>EN_SYS</sub>	V <sub>EN_SYS</sub> = 14V			0.6	2	μΑ	
BUCK CONVERTER	BUCK CONVERTER							
Input Voltage Pange	V	MAX15014/MAX15017		7.5		40.0	V	
Input Voltage Range	V <sub>IN_SW</sub>	MAX15015/MAX15016		4.5		40.0	v	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu F, C_{IN\_SW} = 0.1\mu F, C_{IN\_LDO} = 0.1\mu F, C_{LDO\_OUT} = 10\mu F, C_{DRAIN} = 0.22\mu F, T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
lleden els vals de la desert Thomas la del	10/10	V <sub>IN_SW</sub> and IN_LDO rising, MAX15014/MAX15017	6.7	7.0	7.4	.,,	
Undervoltage Lockout Threshold	UVLO <sub>TH</sub>	V <sub>IN_SW</sub> and IN_LDO rising, MAX15015/MAX15016	3.90	4.08	4.25	V	
Undervoltage Lockout	111/11/0	MAX15014/MAX15017		0.54		V	
Hysteresis	UVLO <sub>HYST</sub>	MAX15015/MAX15016		0.3		V	
Output Voltage Dange	Vour	Minimum output		1.26		V	
Output Voltage Range	Vout	Maximum output		32		V	
Output Current	lout			1		А	
EN_SW Input Voltage Threshold	V <sub>EN_SWH</sub>	EN_SW = high, switching power supply is on	2.4			V	
EN_SW Input Voltage Threshold	V <sub>EN_SWL</sub>	EN_SW = low, switching power supply is off			0.8	V	
EN_SW Hysteresis				220		mV	
Switching Enable Input Current	len ou	$V_{EN\_SW} = 2.4V$		0.5	2	μΑ	
Switching Enable Input Current	I <sub>EN_SW</sub>	V <sub>EN_SW</sub> = 14V		0.6	2		
INTERNAL VOLTAGE REGULA	ΓOR						
		MAX15014/MAX15017, V <sub>IN_SW</sub> = 9V to 40V	7.6		8.4		
Output Voltage	V <sub>REG</sub>	MAX15015/MAX15016, V <sub>IN_SW</sub> = 5.5V to 40V	4.75		5.25	V	
		V <sub>IN_SW</sub> = 9.0V to 40V, MAX15014/MAX15017		1		mV/V	
Line Regulation		V <sub>IN</sub> sw = 5.5V to 40V, MAX15015/MAX15016		1			
Load Regulation		I <sub>REG</sub> = 0 to 20mA			0.25	V	
Dropout Voltage		V <sub>IN_SW</sub> = 7.5V (MAX15014/MAX15017), V <sub>IN_SW</sub> = 4.5V (MAX15015/MAX15016), I <sub>REG</sub> = 20mA			0.5	V	
OSCILLATOR	•						
Francisco Dancis	<b>t</b> .	V <sub>SYNC</sub> = 0V, MAX15014/MAX15016	122	136	150	1.11=	
Frequency Range	fCLK	V <sub>SYNC</sub> = 0V, MAX15015/MAX15017	425	500	575	kHz	
		V <sub>SYNC</sub> = 0V, V <sub>IN_SW</sub> = 7.5V, MAX15014 (135kHz)	90		98		
M : 5 : 6 :		V <sub>SYNC</sub> = 0V, V <sub>IN_SW</sub> = 4.5V, MAX15016 (135kHz)	90		98	.,	
Maximum Duty Cycle	D <sub>MAX</sub>	V <sub>SYNC</sub> = 0V, V <sub>IN_SW</sub> = 4.5V, MAX15015 (500kHz)	90		96	- %	
		V <sub>SYNC</sub> = 0V, V <sub>IN_SW</sub> = 7.5V, MAX15017 (500kHz)	90		98		
Minimum LX Low Time		VSYNC = 0V	94			ns	
SYNC High-Level Voltage			2.2			\/	
SYNC Low-Level Voltage					0.8	V	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu F, C_{IN\_SW} = 0.1\mu F, C_{IN\_LDO} = 0.1\mu F, C_{LDO\_OUT} = 10\mu F, C_{DRAIN} = 0.22\mu F, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SVNC Fraguency Panga	fortug	MAX15014/MAX15016	100		200	kHz
SYNC Frequency Range	fsync	MAX15015/MAX15017	400		600	NI IZ
Ramp Level Shift (Valley)				0.3		V
ERROR AMPLIFER						
Soft-Start Reference Voltage	V <sub>SS</sub>		1.210	1.235	1.260	V
Soft-Start Current	I <sub>SS</sub>	$V_{SS} = 0V$	7	12	17	μΑ
FB Regulation Voltage	V <sub>FB</sub>		1.210	1.235	1.260	V
FB Input Range	V <sub>FB</sub>		0		1.5	V
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> = 1.244V	-250		+250	nA
COMP Voltage Range		I <sub>COMP</sub> = -500μA to +500μA	0.25		4.5	V
Open-Loop Gain				80		dB
Unity-Gain Bandwidth				1.8		MHz
PWM Modulator Gain		fsync = 500kHz, MAX15015/MAX15017		10		V/V
FWW Modulator Gairi		f <sub>SYNC</sub> = 135kHz, MAX15014/MAX15016		10		V/V
CURRENT-LIMIT COMPARATOR						
Pulse Skip Threshold	IPFM		100	200	300	mA
Cycle-by-Cycle Current Limit	liliM		1.3	2	2.6	А
Number of Consecutive ILIM Events to Hiccup				7		_
Hiccup Timeout				512		Clock periods
POWER SWITCH						
Switch On-Resistance		$V_{BST} - V_{LX} = 6V$	0.15	0.4	0.80	Ω
Switch Gate Charge		$V_{BST} - V_{LX} = 6V$		4		nC
Switch Leakage Current		VIN_SW = VIN_LDO = VLX = VDRAIN = 40V, VFB = 0V			10	μΑ
BST Quiescent Current		V <sub>BST</sub> = 40V, V <sub>DRAIN</sub> = 40V, V <sub>FB</sub> = 0V, DVREG = 5V		400	600	μΑ
BST Leakage Current		V <sub>BST</sub> = V <sub>DRAIN</sub> = V <sub>LX</sub> = V <sub>IN</sub> <sub>SW</sub> = V <sub>IN</sub> <sub>LDO</sub> = 40V, EN_SW = 0V			1	μΑ
CHARGE PUMP (MAX15015/MAX	(15016)					
C- Output Voltage Low		Sinking 10mA			0.1	V
C- Output Voltage High		Relative to DVREG, sourcing 10mA			0.1	V
DVREG to C+ On-Resistance		Sourcing 10mA			10	Ω
LX to PGND On-Resistance		Sinking 10mA			12	Ω
LDO						
Input Voltage Range	V <sub>IN_LDO</sub>		5		40	V
Undervoltage Lockout Threshold	UVLO_LDOTH	V <sub>IN_LDO</sub> rising	3.90	4.1	4.25	V
Undervoltage Lockout Hysteresis	UVLO_LDO <sub>HYST</sub>			0.3		V

4 \_\_\_\_\_\_*NIXIN* 

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu F, C_{IN\_SW} = 0.1\mu F, C_{IN\_LDO} = 0.1\mu F, C_{LDO\_OUT} = 10\mu F, C_{DRAIN} = 0.22\mu F, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output Current	lout	V <sub>IN</sub> = 6V (Note 2)		65		200	mA
			I <sub>LDO_OUT</sub> = 100μA	4.90	5	5.06	
		SET_LDO = SGND,	I <sub>LDO_OUT</sub> = 1mA	4.90	5	5.06	
		MAX1501_A	$6V \le V_{IN\_LDO} \le 40V$ , $I_{LDO\_OUT} = 1mA$	4.85	5	5.15	
			$1mA \le I_{OUT} \le 50mA$ , $V_{IN\_LDO} = 14V$	4.85	5	5.15	
Output Voltage	V <sub>LDO_OUT</sub>		I <sub>LDO_OUT</sub> = 100μA	3.22	3.3	3.35	V
			I <sub>LDO_OUT</sub> = 1mA	3.22	3.3	3.35	
		SET_LDO = SGND, MAX1501_B	$6V \le V_{IN\_LDO} \le 40V$ , $I_{LDO\_OUT} = 1mA$	3.2	3.3	3.4	
			$1mA \le I_{LDO\_OUT} \le 50mA, V_{IN\_LDO} = 14V$	3.2	3.3	3.4	
Adjustable Output Voltage Range	V <sub>ADJ</sub>	V <sub>SET_LDO</sub> ≥ 0.25V		1.5		11.0	V
		V <sub>IN_LDO</sub> = 5V, MAX1501_A	I <sub>OUT</sub> = 10mA			0.6	V
D 11/1			I <sub>OUT</sub> = 50mA			0.82	
Dropout Voltage	$\Delta V_{DO}$	V <sub>IN LDO</sub> = 4.0V,	I <sub>OUT</sub> = 10mA			0.1	
		MAX1501_B	I <sub>OUT</sub> = 50mA			0.4	
Startup Response Time		From EN_SYS high to $R_L = 500\Omega$ , SET_LDC			400		μs
SET_LDO Reference Voltage	V <sub>SET_LDO</sub>			1.220	1.241	1.265	V
Minimum SET_LDO Threshold		(Note 3)			185		mV
SET_LDO Input Leakage Current	ISET_LDO	V <sub>SET_LDO</sub> = 11V			0.5	100	nA
Power-Supply Rejection Ratio	PSRR	I <sub>OUT</sub> = 10mA, f = 100Hz, 500mV <sub>P-P</sub> , V <sub>LDO_OUT</sub> = 5V			78		dB
	ronn	I <sub>OUT</sub> = 10mA, f = 1MHz, 500mV <sub>P-P</sub> , V <sub>LDO_OUT</sub> = 5V			24		ub
Short-Circuit Current	Isc			125	185	300	mA

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu F, C_{IN\_SW} = 0.1\mu F, C_{IN\_LDO} = 0.1\mu F, C_{LDO\_OUT} = 10\mu F, C_{DRAIN} = 0.22\mu F, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RESET OUTPUT						
RESET Threshold	VRESET	RESET goes high after rising V <sub>LDO_OUT</sub> crosses this threshold	90	92.5	95	%Vout
RESET Output Low Voltage	$V_{RL}$	$(V_{LDO\_OUT} - V_{\overline{RESET}}) / I_{\overline{RESET}} = 4k\Omega$			0.4	V
RESET Output High Leakage Current	I <sub>RH</sub>	VRESET = 3.3V (For MAX15B), VRESET = 5V (For MAX15A)			1	μΑ
RESET Output Minimum Timeout Period		When LDO_OUT reaches RESET threshold, CT = unconnected		50		μs
ENABLE to RESET Minimum Timeout Period		When EN_SYS goes high, C <sub>LDO_OUT</sub> = 10µF, I <sub>LDO_OUT</sub> = 50mA, V <sub>LDO_OUT</sub> = 3.3V, CT = unconnected		650		μs
Delay Comparator Threshold (Rising)	Vст-тн		1.220	1.241	1.265	V
Delay Comparator Threshold Hysteresis	VCTTH- HYST			100		mV
CT Charge Current	ICT-CHQ	V <sub>CT</sub> = 0V	1.5	2	3	μΑ
CT Discharge Current	ICT-DIS			18		mA
THERMAL SHUTDOWN						
Thermal Shutdown Temperature		Temperature rising		+160		°C
Thermal Shutdown Hysteresis				20		°C

**Note 1:** Limits at -40°C are guaranteed by design and not production tested.


Note 2: Maximum output current is limited by package power dissipation.

Note 3: This is the minimum voltage needed at SET\_LDO for the system to recognize that the user wants an adjustable LDO\_OUT.

\_\_ /VI/IXI/VI


### **Typical Operating Characteristics**

(VIN\_SW = VIN\_LDO = VDRAIN = 14V, VEN\_SYS = VEN\_SW = 2.4V, VREG = VDVREG, VSYNC = VSET\_LDO = VSGND = VPGND = 0V, CREG = 1µF, CIN SW = 0.1µF, CIN LDO = 0.1µF, CLDO OUT = 10µF, CDRAIN = 0.22µF, see Figures 6 and 7, TA = +25°C, unless otherwise noted.)




### Typical Operating Characteristics (continued)


 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu F, C_{IN\_SW} = 0.1\mu F, C_{IN\_LDO} = 0.1\mu F, C_{LDO\_OUT} = 10\mu F, C_{DRAIN} = 0.22\mu F, see Figures 6 and 7, T<sub>A</sub> = +25°C, unless otherwise noted.)$ 





### Typical Operating Characteristics (continued)


 $(V_{\text{IN\_SW}} = V_{\text{IN\_LDO}} = V_{\text{DRAIN}} = 14V, V_{\text{EN\_SYS}} = V_{\text{EN\_SW}} = 2.4V, V_{\text{REG}} = V_{\text{DVREG}}, V_{\text{SYNC}} = V_{\text{SET\_LDO}} = V_{\text{SGND}} = V_{\text{PGND}} = 0V, C_{\text{REG}} = 1\mu\text{F}, C_{\text{IN\_SW}} = 0.1\mu\text{F}, C_{\text{IN\_LDO}} = 0.1\mu\text{F}, C_{\text{LDO\_OUT}} = 10\mu\text{F}, C_{\text{DRAIN}} = 0.22\mu\text{F}, \text{see Figures 6 and 7, T}_{\text{A}} = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 





















### Typical Operating Characteristics (continued)

(V<sub>IN\_SW</sub> = V<sub>IN\_LDO</sub> = V<sub>DRAIN</sub> = 14V, V<sub>EN\_SYS</sub> = V<sub>EN\_SW</sub> = 2.4V, V<sub>REG</sub> = V<sub>DVREG</sub>, V<sub>SYNC</sub> = V<sub>SET\_LDO</sub> = V<sub>SGND</sub> = V<sub>PGND</sub> = 0V, C<sub>REG</sub> = 1μF, C<sub>IN\_SW</sub> = 0.1μF, C<sub>IN\_LDO</sub> = 0.1μF, C<sub>LDO</sub> O<sub>UT</sub> = 10μF, C<sub>DRAIN</sub> = 0.22μF, see Figures 6 and 7, T<sub>A</sub> = +25°C, unless otherwise noted.)












10ms/div









### Typical Operating Characteristics (continued)

 $(V_{IN\_SW} = V_{IN\_LDO} = V_{DRAIN} = 14V, V_{EN\_SYS} = V_{EN\_SW} = 2.4V, V_{REG} = V_{DVREG}, V_{SYNC} = V_{SET\_LDO} = V_{SGND} = V_{PGND} = 0V, C_{REG} = 1\mu\text{F}, C_{IN\_SW} = 0.1\mu\text{F}, C_{IN\_LDO} = 0.1\mu\text{F}, C_{LDO\_OUT} = 10\mu\text{F}, C_{DRAIN} = 0.22\mu\text{F}, see Figures 6 and 7, T_A = +25°C, unless otherwise noted.})$ 


### LDO TURN-ON/-OFF WAVEFORM WITH INCREASING VIN




### TURN-ON/-OFF WAVEFORM INCREASING VIN




## TURN-ON/-OFF WAVEFORM INCREASING V<sub>IN</sub>




#### **LOAD-TRANSIENT RESPONSE**



#### **INPUT-VOLTAGE STEP RESPONSE**



### RESIDUAL SWITCHING NOISE ON THE LDO OUTPUT



### **Pin Description**

Р	IN		
MAX15014/ MAX15017	MAX15015/ MAX15016	NAME	FUNCTION
1, 2, 3, 9, 12, 14, 16, 19, 24, 26, 27, 30, 35	1, 2, 3, 9, 12, 14, 16, 19, 24, 26, 27, 30, 35	N.C.	No Connection. Not internally connected. Leave unconnected or connect to SGND.
23, 28	_	I.C.	Internally Connected. Leave unconnected.
4	4	RESET	Active-Low Reset Output. When the rising $V_{LDO\_OUT}$ voltage crosses the reset threshold, $\overline{RESET}$ goes high after an adjustable delay. Pull up $\overline{RESET}$ to LDO_OUT with at least $4k\Omega$ . $\overline{RESET}$ is an active-low open-drain output.
5	5	SGND	Signal Ground Connection. Connect SGND and PGND together at one point near the input bypass capacitor negative terminal.
6	6	СТ	Reset Timeout Delay Capacitor Connection. CT is pulled low during reset. When out of reset, CT is pulled up to an internal 3.6V rail with a 2µA current source. When the rising CT voltage reaches the trip threshold (typically 1.24V), RESET is deasserted. When EN_SYS is low or in thermal shutdown, CT is low.
7	7	EN_SW	Switching Regulator Enable Input (Active High). If EN_SW is high and EN_SYS is high, the switching power supply is enabled. EN_SW is internally pulled down to SGND through a 0.5µA current sink.
8	8	EN_SYS	Active-High System Enable Input. Connect EN_SYS high to turn on the system. The LDO is active if EN_SYS is high; once EN_SYS is high, the switching regulator can be turned on if EN_SW is high. EN_SYS is internally pulled down to SGND through a 0.5µA current sink.
10	10	SET_LDO	LDO Feedback Input/Output Voltage Setting. Connect SET_LDO to SGND to select the preset output voltage (5V or 3.3V). Connect SET_LDO to an external resistor-divider network for adjustable output operation.
11	11	LDO_OUT	Linear Regulator Output. Bypass with at least 10µF low-ESR capacitor from LDO_OUT to SGND. In the 5V LDO versions (A), the LDO operates in dropout below 6V down to the UVLO trip point.
13	13	IN_LDO	LDO Input Voltage. The input voltage range for the LDO extends from 5V to 40V. Bypass with a 0.1µF ceramic capacitor to SGND.
15	15	BST	High-Side Gate Driver Supply. Connect BST to the cathode of the bootstrap diode and to the positive terminal of the bootstrap capacitor.
17, 18	17, 18	LX	Source Connection of Internal High-Side Switch. Connect both LX pins to the inductor and the cathode of the freewheeling diode.
20, 21	20, 21	DRAIN	Drain Connection of the Internal High-Side Switch. Connect both DRAIN inputs together.
22	22	PGND	Power Ground Connection. Connect the input bypass capacitor negative terminal, the anode of the freewheeling diode, and the output filter capacitor negative terminal to PGND. Connect PGND to SGND together at a single point near the input bypass capacitor negative terminal.

### Pin Description

Р	PIN		
MAX15014/ MAX15017	MAX15015/ MAX15016	NAME	FUNCTION
_	23	C-	Charge-Pump Flying Capacitor Negative Connection (MAX15015/MAX15016 only)
25	25	DVREG	Gate Drive Supply for the High-Side MOSFET Driver. Connect to REG and to the anode of the bootstrap diode for MAX15014/MAX15017. Connect to REG for MAX15015/MAX15016.
_	28	C+	Charge-Pump Flying Capacitor Positive Connection (MAX15015/MAX15016 only). Connect to the positive terminal of the external pump capacitor and to the anode of the bootstrap diode.
29	29	SYNC	Oscillator Synchronization Input. SYNC can be driven by an external clock to synchronize the switching frequency. Connect SYNC to SGND when not used.
31	31	COMP	Error Amplifier Output. Connect COMP to the compensation feedback network.
32	32	FB	Feedback Regulation Point. Connect to the center tap of a resistive divider from converter output to SGND to set the output voltage. The FB voltage regulates to the voltage present at SS (1.235V).
33	33	SS	Soft-Start and Reference Output. Connect a capacitor from SS to SGND to set the soft-start time. See the <i>Applications Information</i> section to calculate the value of the CsS capacitor.
34	34	REG	Internal Regulator Output. 5V output for the MAX15015/MAX15016 and 8V output for the MAX15014/MAX15017. Bypass to SGND with at least a 1µF ceramic capacitor.
36	36	IN_SW	Supply Input Connection. Connect to IN_LDO and an external voltage source from 4.5V to 40V. EN_SW and EN_SYS must be high and IN_SW must be above its UVLO threshold for operation of the switching regulator.
_	_	EP	Exposed Pad. The exposed pad must be electrically connected to SGND. For an effective heatsinking, solder the exposed pad to a large copper plane.

### Detailed Description

The MAX15014-MAX15017 combine a voltage-mode buck converter with an internal 0.5Ω power MOSFET switch and a low-quiescent-current LDO regulator. The buck converter of the MAX15015/MAX15016 has a wide input voltage range of 4.5V to 40V. The MAX15014/MAX15017's input voltage range is 7.5V to 40V. Fixed switching frequencies of 135kHz and 500kHz are available. The internal low RDS ON switch allows for up to 1A of output current, and the output voltage can be adjusted from 1.26V to 32V. External compensation and voltage feed-forward simplify loop compensation design and allow for a wide variety of L and C filter components. All devices offer an automatic switchover to pulse-skipping (PFM) mode, providing low quiescent current and high efficiency at light loads. Under no load, PFM mode operation reduces the current consumption to 5.6mA for the MAX15014/ MAX15017 and 8.6mA for the MAX15015/MAX15016. In shutdown (DC-DC and LDO regulator off), the supply

current falls to 6µA. Additional features include a programmable soft-start, cycle-by-cycle current limit, hiccup-mode output short-circuit protection, and thermal shutdown.

The LDO linear regulator operates from 5V to 40V and delivers a guaranteed 50mA load current. The devices feature a preset output voltage of 5.0V (MAX1501\_A) or 3.3V (MAX1501\_B). Alternatively, the output voltage can be adjusted from 1.5V to 11V using an external resistive divider. The LDO section also features a RESET output with adjustable timeout period.

#### **Enable Inputs and UVLO**

The MAX15014–MAX15017 feature two logic inputs, EN\_SW (active-high) and EN\_SYS (active-high) that can be used to enable the switching power supply and the LDO\_OUT outputs. When VEN\_SW is higher than the threshold and EN\_SYS is high, the switching power supply is enabled. When EN\_SYS is high, the LDO is active. When EN\_SYS is low, the entire chip is off (see Table 1).




Figure 1. MAX15015/MAX15016 Simplified Block Diagram




Figure 2. MAX15014/MAX15017 Simplified Block Diagram

#### **Table 1. Enable Inputs Configuration**

EN_SYS	EN_SW	LDO REGULATOR	DC-DC SWITCHING CONVERTER
Low	Low	Off	Off
Low	High	Off	Off
High	Low	On	Off
High	High	On	On

The MAX15014–MAX15017 provide undervoltage lock-out (UVLO). The UVLO monitors the input voltage (V<sub>IN\_LDO</sub>) and is fixed at 4.1V (MAX15015/MAX15016) or 7V (MAX15014/MAX15017).

#### Internal Linear Regulator (REG)

REG is the output terminal of a 5V (MAX15015/MAX15016), or 8V (MAX15014/MAX15017) LDO which is powered from IN\_SW and provides power to the IC.

Connect REG externally to DVREG to provide power for the high-side MOSFET gate driver. Bypass REG to SGND with a ceramic capacitor (CREG) of at least 1 $\mu$ F. Place the capacitor physically close to the MAX15014–MAX15017 to provide good bypassing. During normal operation, REG is intended for powering up only the internal circuitry and should not be used to supply power to external loads.

#### Soft-Start and Reference (SS)

SS is the 1.235V reference bypass connection for the MAX15014–MAX15017 and also controls the soft-start period. At startup, after input voltage is applied at IN\_SW, IN\_LDO and the UVLO thresholds are reached, the device enters soft-start. During soft-start, 14µA is sourced into the capacitor (Css) connected from SS to SGND causing the reference voltage to ramp up slowly. When Vss reaches 1.244V, the output becomes fully active. Set the soft-start time (tss) using following equation:

$$t_{SS} = \frac{V_{SS} \times C_{SS}}{I_{SS}}$$

where Vss = soft-start reference voltage = 1.235V (typ), Iss = soft-start current =  $14 \times 10^{-6}$ A (typ), tss is in seconds and Css is in Farads.

## Internal Charge Pump (MAX15015/MAX15016)

The MAX15015/MAX15016 feature an internal charge pump to enhance the turn-on of the internal MOSFET, allowing for operation with input voltages down to 4.5V. Connect a flying capacitor (CF) between C+ and C-, a boost diode from C+ to BST, as well as a bootstrap capacitor (CBST) between BST and LX to provide the gate drive voltage for the high-side n-channel DMOS switch. During the on-time, the flying capacitor is charged to VDVREG. During the off-time, the positive terminal of the flying capacitor (C+) is pumped to two times VDVREG and charge is dumped onto CBST to provide twice the regulator voltage across the high-side DMOS driver. Use a ceramic capacitor of at least 0.1µF for CBST and CF located as close as possible to the device.

#### **Gate Drive Supply (DVREG)**

DVREG is the supply input for the internal high-side MOSFET driver. The power for DVREG is derived from the output of the internal regulator (REG). Connect DVREG to REG externally. To filter the switching noise, the use of an RC filter ( $1\Omega$  and  $0.47\mu\text{F}$ ) from REG to DVREG is recommended. In the MAX15015/MAX15016, the high-side drive supply is generated using the internal charge pump along with the bootstrap diode and capacitor. In the MAX15014/MAX15017, the high-side MOSFET driver supply is generated using only the bootstrap diode and capacitor.

#### **Error Amplifier**

The output of the internal error amplifier (COMP) is available for frequency compensation (see the *Compensation Design* section). The inverting input is FB, the noninverting input SS, and the output COMP. The error amplifier has an

80dB open-loop gain and a 1.8MHz GBW product. See the *Typical Operating Characteristics* for the Gain and Phase vs. Frequency graph.

#### **Oscillator/Synchronization Input (SYNC)**

With SYNC connected to SGND, the MAX15014–MAX15017 use their internal oscillator and switch at a fixed frequency of 135kHz and 500kHz. The MAX15014/MAX15016 are the 135kHz options and MAX15015/MAX15017 are the 500kHz options. For external synchronization, drive SYNC with an external clock from 400kHz to 600kHz (MAX15015/MAX15017) or 100kHz to 200kHz (MAX15014/MAX15016). When driven with an external clock, the device synchronizes to the rising edge of SYNC.

#### **PWM Comparator/Voltage Feed-Forward**

An internal ramp generator clocked by the internal oscillator is compared against the output of the error amplifier to generate the PWM signal. The maximum amplitude of the ramp (V<sub>RAMP</sub>) automatically adjusts to compensate for input voltage and oscillator frequency changes. This causes the V<sub>IN\_SW</sub> / V<sub>RAMP</sub> to be a constant 10V/V across the input voltage range of 4.5V to 40V (MAX15015/MAX15016) or 7.5V to 40V (MAX15014/MAX15017) and the SYNC frequency range of 400kHz to 600kHz (MAX15015/MAX15017) or 100kHz to 200kHz (MAX15014/MAX15016).

#### Output Short-Circuit Protection (Hiccup Mode)

The MAX15014–MAX15017 protect against an output short circuit by utilizing hiccup-mode protection. In hiccup mode, a series of sequential cycle-by-cycle current-limit events cause the part to shut down and restart with a soft-start sequence. This allows the device to operate with a continuous output short circuit.

During normal operation, the current is monitored at the drain of the internal power MOSFET. When the current limit is exceeded, the internal power MOSFET turns off until the next on-cycle and a counter increments. If the counter counts seven consecutive current-limit events, the device discharges the soft-start capacitor and shuts down for 512 clock periods before restarting with a soft-start sequence. Each time the power MOSFET turns on and the device does not exceed the current limit, the counter is reset.

#### **LDO Regulator**

The LDO regulator operates over an input voltage from 5V to 40V, and can be enabled independently of the DC-DC converter section. Its quiescent current is as low as  $47\mu$ A with a load current of  $100\mu$ A. All devices

16 \_\_\_\_\_\_\_/VIXI/M

feature a preset output voltage of 5V (MAX1501\_A) or 3.3V (MAX1501\_B). Alternatively, the output voltage can be adjusted using an external resistive-divider network connected between LDO\_OUT, SET\_LDO, and SGND. See Figure 5.

#### **RESET** Output

The RESET output is typically connected to the reset input of a microprocessor ( $\mu$ P). A  $\mu$ P's reset input starts or restarts the  $\mu$ P in a known state. The MAX15014–MAX15017 supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down, and brownout conditions. RESET changes from high to low whenever the monitored voltage drops below the RESET threshold voltage. Once the monitored voltage exceeds its respective RESET threshold voltage(s), RESET remains low for the RESET timeout period, then goes high. The RESET timeout period is adjustable with an external capacitor (CCT) connected to CT.

#### **Thermal-Shutdown Protection**

The MAX15014–MAX15017 feature thermal shutdown protection which limits the total power dissipation in the device and protects it in the event of an extended thermal fault condition. When the die temperature exceeds +160°C, an internal thermal sensor shuts down the part, turning off the DC-DC converter and the LDO regulator, and allowing the IC to cool. After the die temperature falls by 20°C, the part restarts with a soft-start sequence.

### \_Applications Information

#### **Setting the Output Voltage**

Connect a resistive divider (R3 and R4, see Figures 6 and 7) from OUT to FB to SGND to set the output voltage. Choose R3 and R4 so that DC errors due to the FB input bias current do not affect the output-voltage setting precision. For the most common output-voltage settings (3.3V or 5V), R3 values in the  $10k\Omega$  range are adequate. Select R3 first and calculate R4 using the following equation:

$$R4 = \frac{R3}{\left[\frac{V_{OUT}}{V_{FB}} - 1\right]}$$

where  $V_{FB} = 1.235V$ .

#### **Inductor Selection**

Three key inductor parameters must be specified for operation with the MAX15014-MAX15017: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-to-peak inductor current ( $\Delta I_{P-P}$ ). Higher  $\Delta I_{P-P}$  allows for a lower inductor value while a lower ΔIP-P requires a higher inductor value. A lower inductor value minimizes size and cost and improves large-signal and transient response, but reduces efficiency due to higher peak currents and higher peak-to-peak output voltage ripple for the same output capacitor. On the other hand, higher inductance increases efficiency by reducing the  $\Delta I_{P-P}$ . Resistive losses due to extra wire turns can exceed the benefit gained from lower  $\Delta$ IP-P levels especially when the inductance is increased without also allowing for larger inductor dimensions. A good compromise is to choose ΔIP-P equal to 40% of the full load current. Calculate the inductor using the following equation:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{P-P}}$$

VIN and VOUT are typical values so that efficiency is optimum for typical conditions. The switching frequency (fsw) is internally fixed at 135kHz (MAX15014/MAX15016) or 500kHz (MAX15015/MAX15017) and can vary when synchronized to an external clock (see the *Oscillator/Synchronization Input (SYNC)* section). The ΔIP-P, which reflects the peak-to-peak output ripple, is worst at the maximum input voltage. See the *Output-Capacitor Selection* section to verify that the worst-case output ripple is acceptable. The inductor current (ISAT) is also important to avoid current runaway during continuous output short circuit. Select an inductor with an ISAT specification higher than the maximum peak current limit of 2.6A.

### **Input-Capacitor Selection**

The discontinuous input current of the buck converter causes large input ripple currents and therefore the input capacitor must be carefully chosen to keep the input voltage ripple within design requirements. The input voltage ripple is comprised of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the ESR of the input capacitor). The total voltage ripple is the sum of  $\Delta V_Q$  and  $\Delta V_{ESR}$ . Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$\begin{split} ESR = \frac{\Delta V_{ESR}}{I_{OUT\_MAX} + \frac{\Delta I_{P\_P}}{2}} \\ C_{IN} = \frac{I_{OUT\_MAX} \times D}{\Delta V_{Q} \times f_{SW}} \end{split}$$

where  $C_{\text{IN}}$  is the sum of  $C_{\text{DRAIN}}$  and additional decoupling capacitance at the buck converter input,

$$\Delta I_{P-P} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times f_{SW} \times L} \text{ and}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

 $I_{OUT\_MAX}$  is the maximum output current, D is the duty cycle, and fsw is the switching frequency.

The MAX15014–MAX15017 include UVLO hysteresis and soft-start to avoid chattering during turn-on. However, use additional bulk capacitance if the input source impedance is high. Use enough input capacitance at lower input voltages to avoid possible undershoot below the undervoltage lockout threshold during transient loading.

#### **Output-Capacitor Selection**

The allowable output voltage ripple and the maximum deviation of the output voltage during load steps determine the output capacitance (C<sub>OUT</sub>) and its equivalent series resistance (ESR). The output ripple is mainly composed of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the voltage drop across the ESR of the output capacitor). The equations for calculating the peak-to-peak output voltage ripple are:

$$\Delta V_{Q} = \frac{\Delta I_{P-P}}{8 \times C_{OUT} \times f_{SW}}$$
$$\Delta V_{ESR} = ESR \times \Delta I_{P-P}$$

Normally, a good approximation of the output voltage ripple is  $\Delta V_{RIPPLE} = \Delta V_{ESR} + \Delta V_{Q}$ . If using ceramic capacitors, assume the contribution to the output voltage ripple from ESR and the capacitor discharge to be equal to 20% and 80%, respectively.  $\Delta I_{P-P}$  is the peak-to-peak inductor current (see the *Input-Capacitor Selection* section) and fsw is the converter's switching frequency.

The allowable deviation of the output voltage during fast load transients also determines the output capaci-

tance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a greater duty cycle. The response time (tresponse) depends on the closed-loop bandwidth of the converter (see the *Compensation Design* section). The resistive drop across the output capacitor's ESR, the drop across the capacitor's ESL ( $\Delta VESL$ ), and the capacitor discharge causes a voltage droop during the loadstep.

Use a combination of low-ESR tantalum/aluminum electrolytic and ceramic capacitors for better transient load and voltage ripple performance. Non-leaded capacitors and capacitors in parallel help reduce the ESL. Keep the maximum output voltage deviation below the tolerable limits of the electronics being powered. Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$ESR = \frac{\Delta V_{ESR}}{|_{STEP}}$$

$$C_{OUT} = \frac{|_{STEP} \times t_{RESPONSE}}{\Delta V_{Q}}$$

$$ESL = \frac{\Delta V_{ESL} \times t_{STEP}}{|_{STEP}}$$

$$t_{RESPONSE} = \frac{1}{3f_{C}}$$

where ISTEP is the load step, tSTEP is the rise time of the load step, tRESPONSE is the response time of the controller and fC is the closed-loop crossover frequency.

#### **Compensation Design**

The MAX15014–MAX15017 use a voltage-mode control scheme that regulates the output voltage by comparing the error amplifier output (COMP) with an internal ramp to produce the required duty cycle. The output lowpass LC filter creates a double pole at the resonant frequency, which has a gain drop of -40dB/decade. The error amplifier must compensate for this gain drop and phase shift to achieve a stable closed-loop system.

The basic regulator loop consists of a power modulator, an output feedback divider, and a voltage error amplifier. The power modulator has a DC gain set by  $V_{IN}$  /  $V_{RAMP}$ , with a double pole and a single zero set by the output inductance (L), the output capacitance ( $C_{OUT}$ ), and its ESR. The power modulator incorporates a voltage feed-forward feature, which automatically adjusts for variations in the input voltage resulting in a DC gain of 10.

The following equations define the power modulator:

$$G_{MOD\_DC} = \frac{V_{IN}}{V_{RAMP}} = 10$$

$$f_{LC} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$f_{ZESR} = \frac{1}{2 \times \pi \times C_{OUT} \times ESR}$$

The switching frequency is internally set at 500kHz for MAX15015/MAX15017 and can vary from 400kHz to 600kHz when driven with an external SYNC signal. The switching frequency is internally set at 135kHz for MAX15014/MAX15016 and can vary from 100kHz to 200kHz when driven with an external sync signal. The crossover frequency (fC), which is the frequency when the closed-loop gain is equal to unity, should be set to around 1/10 of the switching frequency or below.

The crossover frequency occurs above the LC doublepole frequency, and the error amplifier must provide a gain and phase bump to compensate for the rapid gain and phase loss from the LC double pole, which exhibits little damping.

This is accomplished by utilizing a Type 3 compensator that introduces two zeroes and three poles into the control loop. The error amplifier has a low-frequency pole (fp1) near the origin so that tight voltage regulation at DC can be achieved.

The two zeroes are at:

$$f_{ZI} = \frac{1}{2\pi \times B5 \times C7}$$

and

$$f_{Z2} = \frac{1}{2\pi \times (B3 + B6) \times C6}$$

and the higher frequency poles are at:

$$f_{P2} = \frac{1}{2\pi \times R6 \times C6}$$

and

$$f_{P3} = \frac{1}{2\pi \times R5 \times \frac{C7 \times C8}{C7 + C8}}$$

The compensation design primarily depends on the type of output capacitor. Ceramic capacitors exhibit very low ESR, and are well suited for high-switching-frequency applications, but are limited in capacitance




Figure 3. Error Amplifier Compensation Circuit (Closed-Loop and Error-Amplifier Gain Plot) for Ceramic Capacitors

value and tend to be more expensive. Aluminum electrolytic capacitors have much larger ESR but can reach much larger capacitance values.

#### Compensation when fc < fzesr

This is usually the case when a ceramic capacitor is selected. In this case, fzesh occurs after fc. Figure 3 shows the error amplifier feedback as well as its gain response.

fz<sub>1</sub> is set to 0.5 to 0.8 x f<sub>LC</sub> and fz<sub>2</sub> is set to f<sub>LC</sub> to compensate for the gain and phase loss due to the double pole. To achieve a 0dB crossover with -20dB/decade slope, poles fp<sub>2</sub> and fp<sub>3</sub> are set above the crossover frequency f<sub>C</sub>.

The values for R3 and R4 are already determined in the *Setting the Output Voltage* section. The value of R3 is also used in the following calculations.

Since  $f_{Z2} < f_C < f_{P2}$ , then R3 >> R6, and R3 + R6 can be approximated as R3.

Now we can calculate C6 for zero fz2:

$$C6 = \frac{1}{2\pi \times f_{LC} \times R3}$$

fC occurs between fz<sub>2</sub> and fp<sub>2</sub>. In this region, the compensator gain (GEA) at fC is due primarily to C6 and R5. Therefore, GEA(fC) =  $2\pi$  x fC x C6 x R5 and the modulator gain at fC is:

$$G_{MOD}(f_C) = \frac{G_{MOD\_DC}}{(2\pi \times f_C)^2 \times L \times C_{OUT}}$$

Since  $G_{EA}(f_C) \times G_{MOD}(f_C) = 1$ , R5 is calculated by:

$$R5 = \frac{f_C \times L \times C_{OUT} \times 2\pi}{C6 \times G_{MOD DC}}$$

The frequency of  $f_{Z1}$  is set to 0.5 x  $f_{LC}$  and now we can calculate C7:

$$C7 = \frac{1}{0.5 \times 2\pi \times R5 \times f_{LC}}$$

fp2 is set at 1/2 the switching frequency (fsw). R6 is then calculated by:

$$R6 = \frac{1}{2\pi \times C6 \times (0.5 \times f_{SW})}$$

Note that if the crossover frequency has been chosen as 1/10 of the switching frequency, then  $f_{P2} = 5xf_C$ .

The purpose of fp<sub>3</sub> is to further attenuate the residual switching ripple at the COMP pin.

If the ESR zero (fzesr) occurs in a region between fc and fsw / 2, then fp3 can be used to cancel it. This way, the Bode plot of the loop gain plot will not flatten out soon after the OdB crossover, and will maintain its -20dB/decade slope up to 1/2 of the switching frequency.

If the ESR zero well exceeds  $f_{SW}/2$  (or even  $f_{SW}$ ),  $f_{P3}$  should in any case be set high enough not to erode the phase margin at the crossover frequency. For example, it can be set between 5 x f<sub>C</sub> and 10 x f<sub>C</sub>.

The value for C8 is calculated from:

$$C8 = \frac{C7}{(2\pi \times C7 \times R5 \times f_{P3} - 1)}$$

#### Compensation when fc > fzesr

For larger ESR capacitors such as tantalum and aluminum electrolytic, fZESR can occur before fC. If fZESR < fC, then fC occurs between fp2 and fp3. fZ1 and fZ2 remain the same as before however, fp2 is now set equal to fZESR. The output capacitor's ESR zero




Figure 4. Error Amplifier Compensation Circuit (Closed-Loop and Error-Amplifier Gain Plot) for Higher ESR Output Capacitors

frequency is higher than  $f_{LC}$  but lower than the closed-loop crossover frequency. The equations that define the error amplifier's poles and zeros ( $f_{Z1}$ ,  $f_{Z2}$ ,  $f_{P2}$ , and  $f_{P3}$ ) are the same as before. However,  $f_{P2}$  is now lower than the closed-loop crossover frequency. Figure 4 shows the error amplifier feedback as well as its gain response for circuits that use higher-ESR output capacitors (tantalum or aluminum electrolytic).

Again, starting from R3, calculate C6 for zero fz2:

$$C6 = \frac{1}{2\pi \times I_{1.0} \times R3}$$

and then place  $f_{P2}$  to cancel the ESR zero. R6 is calculated as:

$$R6 = \frac{C_{OUT} \times ESR}{C6}$$

If the value obtained here for R6 is not considerably smaller than R3, then recalculate C6 using (R3 + R6) in place of R3. Then use the new value of C6 to obtain a better approximation for R6. The process can be further iterated, and convergence is ensured as long as  $f_{LC} < f_{ZESR}$ .

The error amplifier gain between fp2 and fp3 is approximately equal to R5 / (R6 II R3).

The ESR zero frequency  $f_{ZESR}$  might not be very much higher than the double-pole frequency  $f_{LC}$ , therefore the value of R5 can be calculated as:

$$R5 = \frac{R3 \times R6}{R3 + R6} \times \frac{f_C^2}{G_{MOD DC} \times f_{LC}^2}$$

C7 can still be calculated as:

$$C7 = \frac{1}{0.5 \times 2\pi \times R5 \times f_{LC}}$$

fp3 is set at 5xfc. Therefore, C8 is calculated as:

$$C8 = \frac{C7}{2\pi \times C7 \times R5 \times f_{P3} - 1}$$

#### Setting the LDO Linear Regulator Output Voltage

The MAX15014–MAX15017 LDO regulator features Dual Mode™ operation: it can operate in either a preset voltage mode or an adjustable mode. In preset voltage mode, internal trimmed feedback resistors set the internal linear regulator to 3.3V or 5V (see the *Selector Guide*). Select preset voltage mode by connecting SET\_LDO to ground. In adjustable mode, select an output voltage between 1.5V and 11V using two external resistors connected as a voltage-divider to SET\_LDO (see Figure 5). Set the output voltage using the following equation:

$$V_{OUT} = V_{SET\_LDO} \left( 1 + \frac{R1}{R2} \right)$$

where  $V_{SET\_LDO} = 1.241V$  and the recommended value for R2 is around  $50k\Omega$ .

#### **Setting the RESET Timeout Delay**

The RESET timeout period is adjustable to accommodate a variety of  $\mu P$  applications. Adjust the RESET timeout period by connecting a capacitor (CCT) between CT and SGND.

$$t_{RP} = \frac{C_{CT} \times V_{CT-TH}}{I_{CT-THO}}$$

where  $V_{CT-TH}$  = delay comparator threshold (rising) = 1.241V (typ),  $I_{CT-THQ}$  = CT charge current = 2 x 10<sup>-6</sup>A (typ),  $I_{RP}$  is in seconds and  $I_{CT}$  is in Farads.

Dual Mode is a trademark of Maxim Integrated Products, Inc.




Figure 5. Setting the Output Voltage Using a Resistive Divider

Connect CT to LDO\_OUT to select the internally fixed timeout period. CCT must be low-leakage-type capacitor. Ceramic capacitors are recommended; do not use capacitors lower than 200pF to avoid the influence of parasitic capacitances.

#### Capacitor Selection and Regulator Stability

For stable operation over the full temperature range and with load currents up to 50mA, use a  $10\mu F$  (min) output capacitor (CLDO\_OUT) with a maximum ESR of  $0.4\Omega$ . To reduce noise and improve load-transient response, stability, and power-supply rejection, use larger output capacitor values. Some ceramic dielectrics such as Z5U and Y5V exhibit very large capacitance and ESR variation with temperature and are not recommended. With X7R or X5R dielectrics,  $15\mu F$  should be sufficient for operation over their rated temperature range. For higher-ESR tantalum capacitors (up to  $1\Omega$ ), use  $22\mu F$  or more to maintain stability. To improve power-supply rejection and transient response use a minimum  $0.1\mu F$  capacitor between IN\_LDO and SGND.

#### **Power Dissipation**

The MAX15014–MAX15017 are available in a thermally enhanced package and can dissipate up to 2.86W at  $T_A = +70$ °C. When the die temperature reaches +160°C, the part shuts down and is allowed to cool. After the die cools by 20°C, the device restarts with a soft-start. The power dissipated in the device is the sum of the power dissipated in the LDO, power dissipated from supply current ( $P_Q$ ), transition losses due to switching the internal power MOSFET ( $P_{SW}$ ), and the




Figure 6. MAX15015/MAX15016 Typical Application Circuit (4.5V to 40V Input Operation)

power dissipated due to the RMS current through the internal power MOSFET (PMOSFET). The total power dissipated in the package must be limited such that the junction temperature does not exceed its absolute maximum rating of +150°C at maximum ambient temperature. Calculate the power lost in the MAX15014–MAX15017 using the following equations:

The power loss through the switch:

PMOSFET = 
$$(I_{RMS\_MOSFET})^2 \times R_{ON}$$
  
 $I_{RMS\_MOSFET} = \sqrt{\frac{D}{3}} \times \left[I^2_{PK} + (I_{PK} \times I_{DC}) + I^2_{DC}\right]$   
 $I_{PK} = I_{OUT} + \frac{\Delta I_{P\_P}}{2}$   
 $I_{DC} = I_{OUT} - \frac{\Delta I_{P\_P}}{2}$   
 $D = \frac{V_{OUT}}{V_{IN}}$ 

RON is the on-resistance of the internal power MOSFET (see the *Electrical Characteristics*).

The power loss due to switching the internal MOSFET:

$$P_{SW} = \frac{V_{IN} \times I_{OUT} \times (t_R + t_F) \times f_{SW}}{4}$$

 $t_R$  and  $t_F$  are the rise and fall times of the internal power MOSFET measured at LX.

The power loss due to the switching supply current (Isw):

$$P_Q = V_{IN} SW \times I_{SW}$$

The power loss due to the LDO regulator:

The total power dissipated in the device will be:





Figure 7. MAX15014/MAX15017 Typical Application Circuit (7.5V to 40V Input-Voltage Operation)

### **Pin Configuration**

Chip Information

PROCESS: BiCMOS/DMOS




### Selector Guide

	014/1701 11110	DO DO 14111114	OUADOE		LDO OUTPUT	
PART	SWITCHING FREQUENCY (kHz)	DC-DC MINIMUM INPUT VOLTAGE (V)	CHARGE PUMP	5V	3.3V	ADJUSTABLE OUTPUT
MAX15014A	135	7.5	_	Х	_	Х
MAX15014B	135	7.5	_	_	Х	Х
MAX15015A	500	4.5	Х	Х	_	Х
MAX15015B	500	4.5	Χ	_	Х	X
MAX15016A	135	4.5	Χ	Х	_	X
MAX15016B	135	4.5	Х	_	Х	X
MAX15017A	500	7.5		Х	_	X
MAX15017B	500	7.5	_	_	Χ	X

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

COMMON DIMENSIONS											
PKG.	36L 6x6			40L 6x6			48L 6x6				
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80		
A1	0	0.02	0.05	0	0.02	0.05	0	-	0.05		
A2	0.20 REF.			0.20 REF.			0.20 REF.				
b	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25		
D	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10		
E	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10		
e	0.50 BSC.			0.50 BSC.			0.40 BSC.				
k	0.25	-	-	0.25	-	-	0.25	-	ı		
L	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50		
N	36			40			48				
ND	9			10			12				
NE	9			10			12				
JEDEC	WJJD-1			WJJD-2			_				

EXPOSED PAD VARIATIONS												
PKG.		D2		E2								
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.						
T3666-2	3.60	3.70	3.80	3.60	3.70	3.80						
T3666-3	3.60	3.70	3.80	3.60	3.70	3.80						
T3666N-1	3.60	3.70	3.80	3.60	3.70	3.80						
T4066-2	4.00	4.10	4.20	4.00	4.10	4.20						
T4066-3	4.00	4.10	4.20	4.00	4.10	4.20						
T4066-4	4.00	4.10	4.20	4.00	4.10	4.20						
T4066-5	4.00	4.10	4.20	4.00	4.10	4.20						
T4866-1	4.40	4.50	4.60	4.40	4.50	4.60						
T4866-2	4.40	4.50	4.60	4.40	4.50	4.60						

#### NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ⚠ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4mm LEAD PITCH PACKAGE T4866-1.
- 10. WARPAGE SHALL NOT EXCEED 0.10 mm.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN FOR REFERENCE ONLY.



 $\stackrel{\sim}{G}$   $\stackrel{\sim}{/_2}$ 

36, 40, 48L THIN QFN, 6X6XU.8mm

PPROVAL DOCUMENT CONTROL NO.

21-0141

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.